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PERL Passivated emitter and rear locally diffused 
PV Photovoltaics 
QSS-PC Quasi-steady state photoconductance 
SCA Surface charge analyzer 
SEM Scanning electron microscopy 
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SiNx Silicon nitride 
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Growing concern about excessive use of fossil fuels due to the pollution and 
emission of greenhouse gases has prompted scientists across the globe to develop 
renewable energy alternatives.  Photovoltaics (PV)—the direct conversion of sunlight 
into electricity—is one of the promising options for maintaining sustainable energy 
supply because of environmentally friendly and a non-polluting low-maintenance energy 
source. In spite of the many advantages of PV mentioned above, solar energy currently 
accounts for only less than 1% of the global energy portfolio for electricity generation. 
This is because the cost of electricity from PV remains about a factor of two higher than 
the fossil fuel (10¢/kWh) in many locations around the globe. Cost modeling suggests 
that 19% efficient modules (correspond to ~21% efficient solar cells) can produce 
electricity at less than 10¢/kWh, which is often defined as grid parity in the U.S. for 
many applications.  
Silicon solar cells with full Al-BSF and efficiency in the range of 16-19% 
currently dominate the commercial market because of their simplicity, high-throughput, 
and lower manufacturing cost. However, this structure has serious limitations in 
achieving > 20% efficiencies due to high back surface recombination velocity (> 300 
cm/s) at the p-p
+
 interface and the low back surface reflectance (~65 %). In contrast, most 
higher efficiency cells (~21%) today usually require a higher number of processing steps 
and expensive tools which raise the manufacturing cost and defeat the goal of achieving 
grid parity.  
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 The objective of the research in this thesis is to develop manufacturable high-
efficiency Si solar cells at low-cost through advanced cell design and technological 
innovations using industrially feasible processes and equipment on commercial-grade 
Czochralski (Cz) large-area (239 cm
2
) silicon wafers.  This is accomplished by reducing 
both the electrical and optical losses in solar cells through fundamental understanding and 
applied research and demonstrating the success by fabricating large-area commercial 
ready cells with much higher efficiency then the traditional Si cells.   
 In Chapter 2, the fundamental physics and the current understanding of the optical 
and electrical loss mechanisms are reviewed.  In Chapter 3, three of the highest efficiency 
Si cell concepts in the literature with efficiency approaching 25% including the 
interdigitated back contact (IBC) cell, the heterojunction with intrinsic thin-layer (HIT) 
cell, and the passivated emitter and rear locally diffused (PERL) cell are reviewed. The 
advanced design features in these cells which led to reduced optical and electrical losses 
are highlighted in this chapter. The focus of this research is to develop low-cost high-
efficiency PERC/PERL-type cells with dielectric passivation and local BSF with 
minimum number of processing steps using manufacturing technologies available today. 
 In Chapter 4, at the start of this research, large area commercial ready cells with 
POCl3 diffusion emitter, full Al BSF and screen printed contact was fabricated with 
efficiency of ~18.3%. This was comparable to the best in commercial ready cells at that 
time (2009). Detailed characterization and PC1D device modeling were used to assess the 
loss mechanisms in these cells. Device modeling was then extended to establish a 
practical roadmap that can achieve ~21% efficiency. All the necessary material and 
device parameters were also quantified to obtain the efficiency target of 21%. Detailed 
analysis of the baseline cell indicated that we need to improve front surface 
recombination velocity (FSRV) from 65,000 to 10,000 cm/s, back surface recombination 
velocity (BSRV) from 400 to 100 cm/s, back surface reflectance (BSR) from 70% to 
96%, and front shading loss from 8.3% to 5.5% to raise the efficiency from 18.3% to 
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21%. This required many technology developments and innovations. Our technology 
roadmap showed that these requirements can be met by selective emitter, back side 
planarization, improved dielectric passivation, improved back reflector, local rear 
contacts, and fine-line printing.  
 In Chapter 5, ion implantation was successfully implemented for the first time for 
fabricating selective emitter Si solar cells without introducing additional steps. This is 
because ion implantation was performed through a graphite mask to achieve high quality 
single side patterned diffusion without the need for external masking, phosphosilicate 
glass (PSG) removal, and laser edge isolation. Early Learning Tool (ELT) as well as the 
first commercial implanter (Solian tool) for PV applications from Varian Semiconductor 
Equipment Associates was used in this research. The heavy and lightly doped regions can 
be formed in a single implant step directly on one side of the wafer using an appropriate 
shadow mask for implantation followed by a single high temperature anneal. This 
reduces processing cost while providing improved blue response and lower emitter 
saturation current density. Implantation conditions were tailored to achieve ~100 Ω/sq 
sheet resistance in the field and ~50 Ω/sq underneath the grid area. The ion-implanted 
selective cell structure gave 14 mV higher Voc, 0.3 mA/cm
2
 higher Jsc and 0.5 % higher 
efficiency compared to the traditional POCl3 diffused cell (18.3%). Detailed cell analysis 
and model calculations revealed that the ion-implanted selective emitter significantly 
lowered the Joe from 559 fA/cm
2
 to 162 fA/cm
2
, while the Job of the full Al-BSF baseline 
structure stayed at 626 fA/cm
2
, which limited the cell Voc and performance.  
 In Chapter 6, a more advanced cell structure was developed with passivated and 
local rear contacts (PERC cell) to drive the efficiency toward 21%. This chapter 
highlights the importance and optimization of wet chemical etching process for the rear 
side planarization, which was studied as a function of surface roughness, light trapping 
and surface passivation quality. The second part of this chapter addresses the 
optimization of the oxide thickness and its correlation with surface roughness, which was 
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examined by implied Voc, oxide charge (Qox) and interface state density or quality (IQF) 
measurements. This was crucial for eliminating the rear parasitic shunting caused by 
inversion layer formation which can short or connect the local rear contacts. It was found 
that the rear dielectric layer not only needs to provide high quality passivation but should 
also contain a moderate positive charge density or a high negative charge density to avoid 
the formation of an inversion layer underneath the oxide. In addition, formation of a high 
quality thick and uniform local BSF through the dielectric is also important for 
preventing the parasitic shunt. This is because BSF between the Al metal and Si tends to 
become thin around the contact. Finally, guidelines from a 2-D device model were used 
to optimize the design and spacing of rear point contacts to minimize the combined effect 
of resistive and recombination losses. This chapter shows quantitatively that the back 
surface finish, rear oxide thickness, dielectric charge and interface quality, and local BSF 
design, all play an important role in providing excellent back passivation without rear 
parasitic shunting. This know-how was applied to fabricate cells with all the optimized 
parameters, namely 0.205 µm surface roughness, 90 Å oxide thickness, and 130 µm wide 
square contacts with 500 µm spacing. This resulted in 19.6% efficient, 239 cm
2
 screen-
printed Cz Si solar cells with the Voc of 656 mV, Jsc of 38.5 mA/cm
2
 and FF of 77.8%. 
This rear dielectric passivation and contact scheme (90 A oxide/600 A SiN) improved the 
BSR value form 70% to 93% and lowered the BSRV from 310 to 130 cm/s relative to the 
18.3% full Al-BSF reference cell. This was one of the highest efficiency screen-printed 
239 cm
2
 p-type LBSF Cz Si solar cell in 2011.  
 In Chapter 7, a novel fine-line direct printing technology was investigated which 
can provide narrow grid lines with high aspect ratio and reduce front shading loss to 
enhance solar cell efficiency. Using the novel nScrypt direct printing technology in 
conjunction with DuPont Solamet® PV17X Ag paste, another ~0.5% efficiency 
improvement was demonstrated over the commercial screen-printed cells. The 
improvement in efficiency came from decreased emitter shading (increased Jsc), 
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optimized grid design for high Fill Factor, reduced Ag/Si specific contact, and emitter 
sheet resistance losses. This resulted in higher FF, lower RS and higher Jsc. An aspect 
ratio of 0.69 was achieved with direct printing with a line width 55 µm, height of 38 µm, 
and a shadow loss of 5.8%. This contrasts with the aspect ratio of 0.28 for the 
commercial screen-printed contacts with the line width of 100 µm, height of 28 µm, and 
shadow loss of 7.6%. Detailed analysis of Rs demonstrated that direct printed solar cells 
also have appreciably lower emitter sheet loss and gridline resistance compared to their 
screen-printed counterpart. The direct printed cells with 83 gridlines resulted in 20.2% 
efficient Cz cells with the Voc of 657 mV, Jsc of 38.4 mA/cm
2
 and FF of 80.0%. This 
GEN-I PERC was one of the highest efficiency screen printed 239 cm
2
 p-type 
oxide/nitride passivated LBSF Cz Si cell in 2012. 
In Chapter 8, we proposed the roadmap to 21% GEN-II PERC with a 
homogeneous high-sheet-resistance emitter by a combination of fundamental 
understanding of loss mechanisms, process and design optimization, technology 
innovation and complete large-area cell fabrication. Since nScrypt’s direct printing 
technology is not yet ready for commercial use because of the need for a high throughput 
multi-nozzle tool, we decided to focus on commercially viable screen printing by 
implementing emerging Ag pastes, new screens with improved emulsion and narrow 
openings. We started with 100 µm lines in 2009 and at the start of Chapter 8 we were 
printing 80 µm, which helped in raising GEN-I cell efficiency to ~20%. This was the 
results of improved pastes and screens with finer openings. Five efficiency enhancements 
were investigated in this chapter to raise the efficiency to ~21%. In the first subtask, we 
switched from selective emitters to a high sheet resistance homogeneous emitter. Low-
cost 100 Ω/sq homogeneous emitter with lower surface concentration and optimized 
anneal conditions was developed for attaining the target Joe of ~130 fA/cm
2
. In addition, 
the passivation quality of in-situ grown thermal SiO2 and PECVD SiNx AR coating on 
the homogeneous emitter was optimized by effective lifetime measurements on 
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). In the second subtask, the ion implantation dose was 
optimized to tailor surface concentration to reduce contact loss to 100 Ω/sq emitter and 
achieve higher fill factor. The third subtask deals with the technology enhancement 
associated with raising BSR to above 95%. This involved ray tracing simulations using 
Sunrays optical modeling program to establish the requirements (thickness and index) for 
oxide and nitride in the rear stack followed by experimental validation of the model. In 
the fourth subtask in this chapter, we developed a line contact geometry for local back 
contacts instead of point contacts in phase-I to enhance the rear contact quality, cell 
manufacturability and throughput of the UV laser machine. In the fifth subtask, attempts 
were made to improve traditional screen-printed contact technology to reduce shadow 
losses and increase aspect ratio in an effort to shrink the gap between screen printing and 
direct printing technology (Chapter 7). In the sixth subtask, ~21% PERC cells were 
fabricated and their light-induced degradation (LID) characteristics were examined. The 
best cell efficiency of 20.8% was achieved for the GEN-II PERC cell in this study. 
Integration of all the optimized parameters, namely ~90 Ω/sq homogeneous emitter, 80 Å 
oxide thickness, 75 µm wide rear line contacts with 1 mm spacing, 2000 Å thick SiNx on 
top of 80 Å oxide, and successful screen printing of 60 µm wide narrow gridlines gave 11 
mV improvement in Voc, 0.7 mA/cm
2
 improvement in Jsc, 0.3 % in FF compared to the 
GEN-I screen-printed PERC cell with Voc of 656 mV, Jsc of 38.3 mA/cm
2
, FF of 79.2%. 
The 20.8% efficient PERC cell had Voc of 667 mV, Jsc of 39.1 mA/cm
2
, and FF of 0.798. 
This demonstrates that the fundamental understanding and various technology 
enhancements developed in this chapter were successfully in bringing the large-area 
screen printed PERC cell efficiency close to 21%. At the end of this study, light-induced 
degradation (LID) due to the formation of boron-oxygen (B-O) complexes in the bulk of 
p-type boron-doped Cz silicon cells was studied and quantified for the PERC and the 
baseline full Al-BSF cells fabricated in this study. The PERC cell showed ~0.8% loss in 
absolute efficiency, while the absolute efficiency of the baseline cell dropped by ~0.5% 
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after 72 hours of illumination. This agreed well with the modeling done by Das et al., 
which predicted greater loss for the PERC cells. To achieve higher stabilized efficiency 
for PERC cells either oxygen content need to be reduced or B dopant should be replaced 
by Ga or In.  
In Chapter 9, we evaluated for the first time the efficiency potential and LID in 
In-doped PERC cell. For the first time, a 20% efficient large-area, screen-printed, In-
doped, monocrystalline cell was fabricated in this research with no appreciable light-
induced degradation. Conventional full Al-BSF baseline cells gave nearly identical 
efficiencies of ~19.1% for the In- and B-doped wafers. However, after ~0.7 sun, 72-hour 
illuminations, the In-doped cells showed negligible LID, resulting in much higher 
stabilized efficiency while the B-doped baseline cell efficiency dropped to ~18.6%. In-
doped substrates gave a best PERC cell efficiency of 20.0% compared with 20.3% and 
20.5% for the two B-doped sets grown in the similar Cz puller. However, after light 
exposure, the high oxygen (21 ppma) B-doped cell with efficiency of 20.4% showed ~1% 
loss in absolute efficiency while the other B doped wafer with 14 ppma oxygen gave an 
efficiency of 20.1% which dropped by ~0.6% due to LID. Again, the indium- doped 
PERC cell showed ≤ 0.1% loss in absolute efficiency due to LID. Thus, in spite slightly 
lower starting efficiency, In-doped PERC cells showed much higher stabilized efficiency 
compared to their counterpart B-doped PERC cells. This shows the potential of In-doped 
cells for higher stabilized efficiency and energy production over the 30 years life of a 
module. 
Last, Chapter 10 talks about the research directions to further improve the PERC. 
A technology roadmap for driving the PERC cell efficiency to 22% is developed in this 
chapter. This introduces three technology developments (1) use of selective emitter 
(150/85 Ω/sq) in conjunction with fine line double printing technology which can print 
~40 µm lines, (2) use of low resistivity (1 Ω-cm) and high lifetime (~2 ms) p-type Si 
 xxx 
wafers, and (3) higher quality front and back passivation layers which can produce BSRV 
of 10 cm/s and FSRV of 2000 cm/s. 
 In summary, this thesis developed a cost-effective, simple, and manufacturable 
process sequence to fabricate high-efficiency screen-printed PERC on industrial grade 
239 cm
2
 p-type Cz Si wafers using commercial ready technologies and equipment. This 
innovative low-cost process sequence features ion-implanted emitter, single high-
temperature anneal step, optimized dielectric surface passivation, AR coating, rear 
reflector, fine line screen-printed metallization on front, and optimized line contact 
geometries on the back side. The PERC cells fabricated with this process achieved 20.8% 
efficiency on commercial grad 239 cm
2
 Cz silicon wafers compared to 18.3% industrial 
cell with full Al-BSF cells at the start of this thesis. This thesis also demonstrates for the 
first time, a 20% efficient large-area, screen-printed, In-doped, PERC cell with no 
appreciable light light-induced degradation. A roadmap for attaining 22% PERC cells is 





INTRODUCTION AND RESEARCH OBJECTIVES 
   
1.1 Statement of the Problem 
 At present, more than 85% of the world’s energy supply comes  from fossil fuels: 
coal, oil, and natural gas (Figure 1.1) [1]. Nuclear and renewable energy account for the 
remaining 15% of energy needs. The projections are that the global energy demand will 
increase about 50% between 2011 and 2035 [1] as a consequence of industrial 
development and population growth. The high usage of fossil fuels is primarily because 
they can generate electricity more cost effectively today than the alternatives. However, 
there is growing concern about excessive use of fossil fuels due to the pollution and 
emission of greenhouse gases (carbon dioxide, methane, and nitrous oxide) that have 
been linked to climate change. Evidence shows that the use of fossil fuels has led to a 
steady rise in the temperature of the earth since the Industrial Revolution in the 20
th
 
century (Figure 1.2) [2]. Business as usual can have very detrimental impact on our 
environment and can lead to depletion or shortage of oil supply in the near future. This, 
combined with the rapidly increasing energy demand, will significantly increase the 
global prices of petroleum products. Although nuclear energy is a potential candidate for 
reducing global warming, it poses a threat of nuclear accidents similar to Fukushima 
Daiichi and Chernobyl. All of these concerns about the fossil fuels and nuclear energy 
have prompted scientists across the globe to develop renewable energy alternatives 




Figure 1.1 Global energy usage and future demand [1]. 
 
Figure 1.2 Global temperature and carbon dioxide [2]. 
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 Renewable energy is generally defined as energy that comes from natural 
resources that are essentially inexhaustible—such as sunlight, wind, hydropower, 
geothermal, and some forms of biomass. These resources are naturally replenished at a 
faster rate than they are consumed. Photovoltaics (PV)—the direct conversion of sunlight 
into electricity—is one of the promising options for maintaining sustainable energy 
supply because it is an environmentally friendly and a non-polluting low-maintenance 
energy source. The promise of PV as an energy source is further enhanced by the fact that 
sunlight is free, abundant, and not localized in any part of the world as shown in Figure 
1.3 [3]. The annual amount of solar radiation reaching Earth's surface is ~3.8  10
24
 J, 
which is about 10,000 times more than the global annual energy consumption (~5  10
20
 
J) [1]. Just one hour of sunlight falling on the Earth provides more energy than the entire 
world's needs in one year. The International Energy Annual (IEA) solar PV roadmap 
projects that PV will provide ~11% of global electricity by 2050, which will result in a 
reduction in CO2 emissions by ~50% globally [4]. Therefore, PV will play an important 
role in meeting the anticipated growth in energy demand while reducing global 
greenhouse gas emissions.  
 
Figure 1.3 Global map of insolation incident on a horizontal surface [3]. 
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 In spite of the many advantages of PV mentioned above, solar energy currently 
accounts for only less than 1% of the global energy portfolio for energy generation as 
shown in Figure 1.4 [5]. This is because the levelized cost of electricity (LCOE) from PV 
(10-20¢/kWh) remains about a factor of two higher than the fossil fuel and nuclear 
powered electricity in many locations around the globe [6].  
 
Figure 1.4 Global energy consumption by source (2011) [5]. 
 
However, in some locations, like Germany, Italy and Hawaii, etc., it is at or below grid 
parity. Cost modeling shown in Figure 1.5 suggests that 19% efficient modules at a 
module cost of ~$0.5/W in combination with a balance of system (BOS) cost of $2/W 
can produce electricity at ~10¢/kWh [7], which is often defined as grid parity in the U.S. 
for many applications. Nineteen percent efficient modules correspond to ~21% efficient 
solar cells because ~2% efficiency is lost today due to encapsulation losses and the 
difference in cell to module area. The real challenge is how to manufacture such high-
efficiency cells at reasonable cost so that the PV modules can meet cost and efficiency 
targets simultaneously to attain grid parity which is defined as parity between the price of 
electricity from PV and market price of electricity from the grid in that location.  
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Figure 1.5 LCOE contour plot for Atlanta area as a function of module cost and 
module efficiency with a BOS cost of $2/W [7]. 
 
 Currently, the PV market is dominated by silicon-based solar cells with cell 
efficiencies in the range of 16-19% depending on the cell structure, manufacturing 
technology, and Si wafer material quality. Solar cells with full-area screen-printed 
aluminum back surface field (Al-BSF) are most prevalent today (Figure 1.6) because of 
their design simplicity, high-throughput, and lower manufacturing cost.  
 
Figure 1.6 A dominant commercial cell structure with a conventional POCl3 

















































In contrast, higher efficiency cells (≥ 21%) today [8, 9] usually require a higher number 
of processing steps and tools which raise the manufacturing cost and defeat the goal of 
achieving grid parity. Therefore, the objective of the research in this thesis is to develop 
high-efficiency, low-cost Si solar cells through cell advanced design and technological 
innovations using industrially feasible processes and equipment on large-area (239 cm
2
) 
commercial-grade Czochralski (Cz) silicon wafers. 
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1.2 Specific Research Objectives 
 Low-cost, high efficiency solar cells are the key to achieving grid parity with PV 
systems. Silicon solar cells with full Al-BSF and efficiency in the range of 16-19% 
currently dominate the commercial market because of their simplicity, high-throughput, 
and lower manufacturing cost. However, this structure (Error! Reference source not 
found.) has serious limitations in achieving > 20% efficiencies, especially on lower-cost 
thinner wafers. The disadvantages of a full Al-BSF cell include high back surface 
recombination velocity (> 300 cm/s) at the p-p
+
 interface and the low back surface 
reflectance (~65 %), which limit the cell performance. In addition, a screen printed full 
Al-BSF warps the thin cells due to the difference in Si and Al expansion coefficient 
induced stress, presenting a barrier to using lower-cost thinner wafers for cost reductions. 
An alternative high-efficiency cell structure called PERL, passivated emitter and rear 
locally diffused (Figure 1.7), has been demonstrated on a laboratory scale to overcome 
the shortcomings of full area Al-BSF cells and produce ~25% cell efficiency [10]. 
However, cost effective production of such cells is impossible because of eight high 
temperature steps and four photolithography masks[11]. These cells are > 100 times more 
expensive than what is needed for grid parity. Thus producing high efficiency is not 
sufficient; reducing the production cost simultaneously is also critical which requires 
technological innovations, optimized cell design and use of low-cost commercial grade 
wafers and equipment. This provided the motivation for this research to develop an 
innovative low-cost manufacturable PERL or PERC cell, passivated emitter and rear cell 
(also called Delta-STAR in this thesis), by developing a low-cost process sequence that 
can boost commercial cell efficiencies close to 21% on large-area 239 cm
2
 commercial 
grade Cz Si wafers using commercial ready equipment.  
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Figure 1.7 Structure of high-efficiency of a PERC cell with passivated emitter and 
rear cell [10]. 
 The goal of simultaneously attaining the cost and efficiency targets of Si cell for 
grid parity will be accomplished through following seven tasks in this thesis. 
Task 1: Investigation of Selective Emitter Using a Novel Ion Implantation 
Technology 
 Selective emitter is defined as a two tier emitter with heavy doping under the grid 
and light in the field. Ion implantation can simplify the fabrication of advanced solar cells 
because it allows the formation of high quality single side patterned diffusion and 
eliminates the non-value steps like masking, diffusion, less removal and laser edge 
isolation. Thus ion implantation can give higher efficiency and reduce cost 
simultaneously. This research will attempt for the first time on the use of ion implantation 
for fabrication of production ready large-area screen-printed ion-implanted high-
efficiency (> 20%) PERC or Delta-STAR cells. Selective emitter formation can improve 
cell efficiency by reducing emitter recombination and contact resistance losses because 
heavy doping underneath the contact region improves the contact quality while lighter 
doping in the field (remaining portion of the emitter region) lowers emitter saturation 
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current density (J0e) by reducing the heavy doping effects and improved surface 
passivation. A number of selective emitter technologies have been tried and reviewed in 
the literature [12]. Some of them are deployed on the current manufacturing line but the 
search for a more cost effective selective emitter technology is still ongoing because 
formation of selective emitter generally adds few additional processing steps. The 
objective of this task is to investigate and apply the ion implantation technology to 
achieve a high-quality selective emitter cost effectively by optimizing the dopant dose 
and energy without the need for double diffusion or patterning by masking and etching 
back. In addition, a high quality thermal oxide can be grown during the implant anneal, 
which can improve surface passivation at no additional cost. The decrease in emitter 
recombination losses in an oxide/nitride passivated, ion-implanted selective emitter cell 
will be compared with the widely used homogeneous SiNx-passivated POCl3 diffused 
emitter to quantify the benefit of ion-implanted selective emitter on J0e and cell 
efficiency. 
Task 2: Development of a Planarized Back Surface for High Quality Rear Side 
Passivation 
 Single side planarization has been used in many high efficiency laboratory scale 
small-area (4 cm
2
) float-zone (FZ) silicon solar cells. Planarization induced efficiency 
improvement over the traditional screen-printed full Al-BSF cells with back textured 
surfaces has been documented [10] and attributed to a low back surface recombination 
velocity (BSRV) and high back surface reflectance (BSR). Mechanical polishing gives 
the best planarization but it is too expensive for PV applications. Therefore, this task will 
study the impact of surface finish on cell efficiency and develop a low-cost single side 
chemical etching process that can lead to good passivation and high rear internal 
reflectance. The effect of planarization technique or process on surface roughness will be 
studied using confocal laser microscopy and long wavelength reflectance measurements. 
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The impact of surface roughness on passivation quality will be monitored by using the 
quasi-steady state photoconductance (QSS-PC) which measures cumulative 
recombination by providing effective lifetime and implied Voc. A combination of 
planarizatoin process and oxidation will be developed and optimized to achieve best 
efficiency. 
Task 3: Development of a Dielectric Stack for Effective Rear Surface Passivation 
and Reflector 
 Surface recombination is critical for high efficiency Si cells. Very low surface 
recombination velocities have been demonstrated on FZ Si wafers with thick thermally 
grown SiO2 (~105 nm), plasma enhanced chemical vapor deposition (PECVD) of SiNx, 
or a combination of both. Growth of such thick dry oxide and use of FZ Si wafers are not 
practical for mass production in solar cell industry due to low throughput and high cost. 
Therefore, the goal of the task is to investigate a thin thermal oxide grown in a mixture of 
dichloroethene (DCE) and oxygen ambient that can lower the process temperature and 
time without compromising the passivation quality. In addition, oxidation will be 
performed on commercial grade large-area Cz Si wafers (not on FZ Si) suitable for 
manufacturing. Another challenge will be to maintain the passivation quality or stability 
of this thin oxide during the high-temperature firing of screen-printed contacts which is 
done at the end of the cell process. Successful completion of this task is crucial for 
developing an industrially feasible, high efficiency, screen-printed PERC solar cells.  
 Another important objective of this task is to find a dielectric stack composed of 
thin SiO2 and SiNx that can achieve high rear internal reflectance (> 95%). To accomplish 
this, ray tracing simulations will be performed using the software called Sunrays to gain 
quantitative understanding of the requirements (thickness and index) for each dielectric 
layer to achieve a high internal rear reflectance. Finally, various stacks of thin DCE 
oxides and SiNx layers will be grown and characterized to validate the model to achieve 
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high back surface reflectance. The results of this passivation and reflector studies will be 
applied to achieve higher efficiency PERC solar cells on commercial grade Cz Si wafers. 
 
Task 4: Design Optimization and Fabrication of Local Back Contacts through 
Dielectric Stack for High Efficiency PERC Cells 
 PERC cells with dielectric back passivation need local BSF and contacts to Si 
through the dielectric stack. The design optimization of this contact scheme involves size 
and pitch local vias or lines. This can only be achieved by 2D device modeling. 
Meemongkolkiat [13] showed by 2D device modeling that the optimal back contact 
design is the result of the competition between the resistive and the contact 
recombination losses. This task will investigate various local contact designs to attain the 
right combination of rear contact size and pitch that will minimize the effective rear 
recombination velocity while maintaining low resistive losses. In addition, a rapid laser 
ablation technique will be developed to form local openings through the rear passivating 
dielectric instead of expensive and time-consuming photolithography used in the original 
R&D PERC cells. A UV laser will be used and laser parameters will be optimized 
including power and number of pulses required for adequate contact opening or size. The 
openings will be examined and optimized by optical microscopy. Finally, the impact of 
key contact parameters, such as pitch, size, shape (vias or lines) and the uniformity of the 
local Al-BSF, will be studied by scanning electron microscopy (SEM). This task is 
important for achieving > 20% efficient cells because uniform thick BSF is critical for 
lowering the effective BSRV and avoiding the formation of parasitic shunts. 
Task 5: Investigation of a Fine-Line Direct Printing Technology 
 This task will implement a direct printing technology (without the need of a 
screen) developed by nScrypt corporation [14, 15] to form the front grid contacts with 
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reduced metal shading. This technology is somewhat like extrusion printing and can 
essentially write the front grid pattern on the wafer using a modified version of screen 
printable paste. It can form very fine gridlines with high aspect ratios to reduce shadow 
losses associated with the grid. However, reduction of gridline width can increase contact 
resistance and raise the sheet resistance loss to hurt the cell efficiency. Therefore, in this 
task the design of the grid pattern will be re-optimized using a grid modeling program to 
attain the full benefit of direct printing of fine line. Both conventional screen-printed and 
direct-printed cells will be fabricated to validate the model and achieve higher efficiency. 
Task 6: Development of Low-Cost High Sheet Resistance Homogeneous Emitter 
 Selective emitter requires heavy doping under the grid lines for good ohmic 
contact and low doping in between the grid lines to reduce emitter recombination. In this 
study the selective emitter was formed initially in Task 1 by ion implantation through a 
shadow mask which played an important role in achieving higher efficiency PERC or 
Delta-STAR cells. However, the highly doped implanted wings or regions were ~500µm 
wide compared to < 100µm wide grid lines. This reduced the blue response of the cells 
due to higher surface and Auger recombination. Moreover, the selective emitter increased 
processing cost due to two different doping levels which requires an alignment to print 
gridlines onto the 500µm wide wings. Recently, new silver pastes have been developed 
by companies like DuPont and Heraeus which can enable ohmic contact to low-doped 
high sheet resistance emitters without significant increase in contact resistance. 
Therefore, in this task an implanted homogeneous high sheet resistance emitter will be 




Task 7: Light Induced Degradation Free PERC Cells on Indium Doped Silicon 
Material 
 It is well known that B-doped Cz Si cells show appreciable light induced 
degradation (LID) in absolute efficiency due to the formation of B-O complexes under 
illumination. Delta-STAR cell is more vulnerable to high LID loss because part of its 
efficiency enhancement comes from excellent back surface passivation. When LID 
reduces bulk lifetime, it decouples the back surface. Therefore, the impact of LID 
expected to be much greater on PERC cell because its efficiency degrades via bulk 
lifetime degradation as well as partial decoupling of the back surface passivation. This 
phenomenon can negate some of the benefit of PERC cell. However, there are few 
emerging alternatives to mitigate LID in PERC cell. Use of Si wafers with much less 
oxygen, or replacing boron (B) dopant by gallium (Ga), indium (In) or phosphorus (P). 
Some of these alternatives are being explored for conventional baseline cell designs.  
However, very little is known about In-doped Si. Therefore, this task will study and 
evaluate for the first time the cell performance and LID in large-area screen-printed high-




FUDAMENTAL PHYSICS AND LOSS MECHANISMS OF 
SILICON SOLAR CELLS 
 
 Chapter two reviews the operating principles, the fundamental physics and the 
design considerations of silicon solar cells. It starts with the working principles of silicon 
solar cells based on the photovoltaic effect in a p-n junction under illumination followed 
by the fundamental physics and key parameters that dictate the performance of silicon 
solar cells. The last section deals with the loss mechanisms and the design considerations 
to achieve high-efficiency Si solar cells.  
2.1 Working Principles of Solar Cells 
 A solar cell is a power delivering device that converts sunlight into electricity. 
The electricity generation from solar cells is based on a particularly designed p-n junction 
diode under illumination. The process of converting sunlight into voltage or electrical 
energy using solar cells is called photovoltaic effect that incorporates following three 
basic steps:  
 (1) When sunlight strikes a semiconductor or solar cell, a large number of 
electron-hole pairs are created in the device through absorption of photons with energy 
greater than the bandgap of the semiconductor.  
 (2) The electron-hole pairs diffuse randomly and are then separated by 
electrical field inside the p-n junction.  
 (3) The electrons end up in the n-type semiconductor and the holes on the p-
type side resulting in a charge separation or voltage across the junction that leads current 
flow into the external circuit or load.  
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 Figure 2.1 illustrates a schematic of a Si solar cell and its basic operation. The 
fabrication of current baseline type commercial cell involves formation of a p-n junction 
on the front side, a silicon nitride (SiNx) anti-reflection coating (ARC) on the emitter 
surface, screen-printed silver (Ag) grid lines on the front side and full-area aluminum 
(Al) on the rear side. During a short high-temperature contact firing process, the Ag grid 
makes electrical contact on the front and Al dopes the silicon to form a p
+
 Al back 
surface field (BSF) and contact on the rear. The BSF provides moderate passivation and 
optical reflection on the rear side of the cell. Currently, most commercial solar cells use 
screen-printing technique to form the front and back contacts because of simplicity, high-
throughput, and low manufacturing cost. However, as mentioned before, this baseline cell 
has serious limitations to attain > 20% efficiency, which is the target of this research. 
Loss mechanisms in baseline cells and design of a more advanced PERC cell with 
dielectric back passivation and local BSF will be discussed in Chapter 3. 
 
Figure 2.1 A schematic of a simple solar cell structure showing (1) the generation of 
electron-hole pairs, (2) the separation of electron-hole pairs by the internal electrical 




2.2 Fundamental Physics of Solar Cells 
2.2.1 An Ideal Solar Cell and Its Equivalent Circuit 
 An ideal cell is modeled by a circuit with a current source connected in parallel 
with a p-n junction diode. Figure 2.2 shows the equivalent circuit of the ideal solar cell. 
In Figure 2.2, the current source represents the photo-generated current and the diode 
represents the solar cell in dark. This diode is characterized by a reverse saturation 
current density, J01, and an ideality factor, n1. The reverse saturation current density 
incorporates several key material properties (e.g. doping concentration, bandgap 
narrowing, Auger coefficient, diffusion length, and bulk lifetime) and process related 
parameters (e.g. emitter profile, front and back reflectance, and surface passivation 
quality). The detail expression of the Jo will be discussed in the next section. The ideality 
factor describes how closely the diode follows an ideal diode behavior. The ideal diode 
assumes all the recombination occurs in the bulk region of the device (not in the junction 
region) and its ideality factor is one. In practice, recombination can also occur in the p-n 
junction region and cause the deviation from the ideal behavior. The ideality factor is 
generally greater than one in real diodes (1< n <2).  
 
Figure 2.2 Equivalent circuit of an ideal solar cell. 
 17 
2.2.2 Solar Cell under Dark 
 A solar cell under dark essentially behaviors like a p-n junction diode. The dark 
current density of the cell, JD, can be expressed by the Shockley diode equation [16]: 
        
  
       (2.1) 
where J0 is the reserve saturation current density, V the voltage across the terminals of the 
cell, n is the ideality factor, k is the Boltzmann constant, and T is the temperature.  
 For an infinite dimension p-n junction diode, the reserve saturation current density 
can be expressed as the following equation: 












  (2.2) 
where Dn and Dp are diffusion coefficients of electrons and holes, Ln and Lp are diffusion 
length of electrons and holes, and ND and NA are carrier concentrations of majority 
electrons and holes in n-type and p-type Si, respectively.  
 In practice, the dimension of a p-n junction diode is not infinite. This constraint 
modifies the expression of the reverse saturation current density J0 to account for the 
recombination at the surfaces [17]: 












     (2.3) 
 The Joe is the saturation current density contribution from emitter side and defined 
as recombination current density at the depletion edge on the emitter side. The Joe 
accounts for both the front surface recombination and bulk emitter recombination. The Job 
is the saturation current density from base side. It is equal to the recombination current 
density at the depletion edge on the base side. Job accounts for both bulk and rear surface 
recombination.  
 The Fp and Fn are called geometry factors and are expressed as: 
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where Sn and Sp are the surface recombination velocities of the electron and hole, 
respectively; Wn and Wp are the thickness of the emitter and the base, respectively.  
 It is interesting to note that if front and back surfaces are in contact with metal and 
their recombination velocities are very high (Sp and Sn  ∞), then Fn and FP are reduced 
to: 
         
  
  
  (2.6) 
         
  
  
  (2.7) 
 On the other hand, if surfaces are very well passivated with Sp and Sn  0, then 
FN and FP are reduced to: 
         
  
  
  (2.8) 
         
  
  
  (2.9) 
 It is important to note when   
 
 




. Thus good surface passivation can lower J0, which in turn can increase Voc. 
 
2.2.3 Solar Cell under Illumination 
  Illumination sends the diode into forward bias to trigger the dark current, JD. In 
parallel, light generated carriers diffuse and get separated by the junction, resulting in 
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light-generated current JL. According to the superposition principle, the total current 
(density) is expressed as the sum of the dark current and the photocurrent which flow in 
opposite directions. Graphically, dark I-V curve of a solar cell is shifted down by light 
generated current JL in the lower quadrant shown in Figure 2.3. Thus, the I-V equation of 
an ideal solar cell can be written as the following equation in the first quadrant (Figure 
2.4): 
          
  
       (2.10) 
 
Figure 2.3 I-V curve of a solar cell under dark and illumination. 
 
Figure 2.4 I-V curve of a solar cell in the first quadrant. 
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 The photocurrent, JL, is dictated by the incident solar spectrum and the spectral 
response of the cell. The spectral response at any wavelength (λ) is dictated by quantum 
efficiency (QE) which is the ratio of the number of carriers collected by the solar cell at 
that λ to the number of incident photons. If all the photons at a given wavelength are 
absorbed and resulting carriers are collected, then the external QE value will be 100% at 
that λ. In contrast, if the photons are partially reflected, transmitted, and/or recombined 
before they are collected by the cell, the QE will be less than 100%. There are two types 
of QE in the solar cell: 
 External QE (EQE) includes the effect of surface reflectance and carrier 
collection losses. 
 Internal QE (IQE) ignores the surface reflectance and accounts for only carrier 
collection or recombination in the cell. 
The relation between EQE and IQE is expressed as: 
                       (2.11) 
where R(λ) is the percentage of light reflected from the surface of the cell.  
 The photocurrent is obtained by integrating the photo flux (    ) from the 
highest photon energy to the cut-off energy (the bandgap energy of a material) and 
multiplying it by elementary charge (q) and EQE, which is given as: 
                          
 
 (2.12) 
 To maximize the current in the cell, the cell design should confine most of the 





2.2.4 Cell Parameters and Their Upper Limits 
 The previous three sections discussed the operation of a p-n junction solar cell 
under dark and illumination. This section discusses the fundamental efficiency limiting 
parameters and their upper limits.  
 Short-circuit current (Jsc) is the maximum current produced by a solar cell when 
the voltage across its terminals is zero (i.e. short circuit condition). Therefore, from 
Equation (2.10), Jsc is given as:  
        (2.13) 
This equation indicates that the short-circuit current is equal to the photocurrent current, 
which is the result of generation and collection of light-generated carriers in the solar 
cell. To estimate the upper limits of short-circuit current in a Si cell, we can assume EQE 
equal to 100% and integrate the photon flux in the range of 300-1200 nm which is 
absorbed in silicon. Figure 2.5 shows the solar spectrum and its corresponding 
photocurrent at each wavelength. Sine silicon has a bandgap of 1.1 eV, it cannot absorb 
photons above λ = 1.2 µm. Therefore, its maximum possible current density is about ~44 
mA/cm
2 
under standard AM1.5 illumination. 
 
Figure 2.5 (a) Solar spectrum and (b) its corresponding photon current at each 
wavelength assuming 100% EQE. 
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  Open-circuit voltage (Voc) is when the cell current is zero and is the maximum 
voltage a solar cell can generate (i.e. open-circuit condition). By definition, an expression 
for Voc can be obtained from Equation (2.10)  when I = 0. Thus, Voc is given as: 
     
   
 
    
   
  
    (2.14) 
 Equation (2.14) indicates that the Voc depends on the short-circuit current and the 
reverse saturation current of the solar cell. The short-circuit current typically has a small 
variation while the reverse saturation current may vary by orders of magnitude. As shown 
in Equation (2.3), the saturation current is proportional to the total recombination in the 
solar cell. In other word, the open-circuit voltage is a measure of the amount of 
recombination in the cell. Therefore, to obtain maximum Voc, the saturation current needs 
to be as low as possible. For silicon solar cell, the upper limits of Voc is about 785 mV 
when the total recombination is limited by Auger recombination in the bulk.   
 
 Fill factor (FF) is a measure of the "squareness" of the I-V curve of the solar cell. 
It is the ratio of the maximum power output of a solar cell (area A in Figure 2.4) to the 
product of Voc and Jsc (area B in Figure 2.4). The FF is given as: 
    
      
      
 
        
      
  (2.15) 
The FF is primary related to the resistive losses in a solar cell. However, some 
recombination mechanisms can also reduce the FF. The maximum possible FF can be 
expressed by an empirical equation below: 
     
                 
     
 (2.16) 
where the voc is defined as the normalized Voc and is given by the equation (2.17): 
 
    
   






     (2.15) 
and n is the ideality factor. For a good solar cell, the FF can be above 0.80 or close to this 
value. For an ideal case with Voc = 785 mV, FF ≈ 0.860. 
 
 Efficiency (η) is the product of Voc, Jsc, and FF divided by the incident power. 
The energy conversion efficiency, η, is given by: 
 η  
    
   
 
        
   
  (2.18) 
where the Pin is the incident power and Pmpp is the maximum power output of a solar cell. 
The efficiency is typically measured under standard test conditions of AM1.5 spectrum 
with incident power density of 100 mW/cm
2
, and at a temperature of 25˚ C. For the 
silicon solar cell, the theoretical maximum efficiency is about 29.3% with Voc = 785 mV, 
Jsc = 44 mA/cm
2
, FF = 0.860.  
 The efficiencies of commercial solar cells are only in the range of 16-19%, which 
are well below the theoretical limit due to many technological reasons and losses. 
Therefore, next section will review the loss mechanisms in solar cells with the objective 
of identifying the loss mechanisms that can drive Si solar cell efficiency close to 21% 
using commercial ready technologies and equipments.  
2.3 Loss Mechanisms in Solar Cells 
 An essential part for achieving high-efficiency is the reduction of various losses in 
a solar cell. Understanding the loss mechanisms is the foundation for designing high-
efficiency advanced solar cells. Since solar cell is an optoelectronic device, there are two 
major types of loss mechanisms in silicon solar cells: optical and electrical losses. Optical 
loss is referred to the loss of photons that could have generated electron-hole pairs in the 
cell. This loss reduces the short-circuit current and is attributed to front surface reflection, 
gridline shading and incompletely absorption of long wavelength light. Electrical loss is 
the photons that got absorbed in the cell but were not able to contribute to the cell power 
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output. This loss can reduce both short-circuit current and open-circuit voltage via carrier 
recombination and parasitic resistances. Figure 2.6 shows a schematic of various loss 
mechanisms in a solar cell. The following section discusses each loss mechanism in more 
detail followed by the design considerations for achieving high efficiency. 
 
 
Figure 2.6 Loss mechanisms in solar cells 
 
2.3.1 Reflection Loss 
 The reflection loss is attributed to a fraction of incident light reflected from the 
cell surface. A bare silicon surface reflects about 30% of the incident light because of the 
high refractive index of the silicon (n = 3.4). The surface reflection can be minimized by 
applying anti-reflection coating (ARC) and/or surface texturing on the front surface of the 
cell. The anti-reflection coatings are typically formed by dielectric layers with properly 
designed thicknesses and refractive indexes to produce destructive interference in the 
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rays reflected from the air-ARC interface and from the ARC-Si interface. Figure 2.7 
illustrates the mechanism of an anti-reflection coating on the cell.  
 
Figure 2.7 Applying anti-reflection coating to reduce the surface reflection. 
 
 The design principle of the anti-reflection coating is governed by optical quarter 
wave length and is captured in the formula is given by Equation (2.19). 





where d is the thickness, n is the refractive index of the dielectric layer and λ is the 
wavelength. 
 For a single layer anti-reflection coating, the reflection at normal incident can be 
written in equation (2.15), according to Fresnel’s formula. 
   
  
    
            
    
   
            
 (2.20) 
Where 
    
     
     
 (2.21) 
    
     
     
 (2.22) 
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λ
 (2.23) 
where n0 is the refractive index of the air, n1 is the reflective index of the anti-reflection 
coating and n2 is the refractive index of the silicon. 
 Using the quarter wave length principle, the minimum reflection is obtained by: 
       
  
      
  




The reflection becomes zero when  
          (2.25) 
 Note that the ARC design based on the Equation (2.24) gives minimum reflection 
only at a certain wavelength λ. The other wavelengths will not meet the condition of 
destructive interference. Therefore, the ARC design is typically designed to minimize the 
reflection between 500 nm to 600 nm where the solar spectrum has the maximum 
intensity.  
 A further reduce in reflection can be achieved by applying double-layer anti-
reflection coating (DLARC). A common DLARC is formed by stacking zinc sulfide 
(ZnS) and magnesium fluoride (MgF2) or titanium dioxide (TiO2) and MgF2. Figure 2.8 
shows the reflection of bare silicon, single, and double layer anti-reflection coatings [18]. 
The DLARC reduces reflection in broader band of the solar spectrum and hence 
improves the solar cell efficiency. However, such DLARC process is too complex and 
expensive to implement on the commercial cells.  
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Figure 2.8 Reflection of bare silicon with single and double layer anti-reflection 
coatings [18]. 
 
2.3.2 Photon Loss due to Incomplete Absorption 
 The incomplete absorption happens for long wavelength photons that have 
enough energy to create electron-hole pairs but do not get absorbed in the cell due to 
insufficient optical path length in the cell. The optical path length is defined as the 
distance that light will travel within the cell before it escapes from the cell. The longer 
traveling distance or light trapping enhances the absorption of long wavelength light. 
Figure 2.9 (a) shows the absorption coefficient of silicon materials for different 
wavelengths. It reveals that the absorption coefficient drops significantly near ~1100 nm, 
which corresponds to the bandgap edge of silicon material. Figure 2.9 (b) shows the 
absorption depth in silicon, which is the inverse of the absorption coefficient. It clearly 
shows that a few centimeter thick of the silicon is required to completely absorb the long 
wavelength light. The loss due to incomplete absorption becomes more important when 
thin Si substrate is used for cost reduction.  
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Figure 2.9 (a) absorption coefficient of silicon; (b) absorption depth in silicon [19]. 
  
 This type of optical loss can be reduced by light trapping designs in solar cells. 
The light trapping by changing the angle of incident light or by allowing oblique 
penetration of light can increase the path length and enhance probability of absorption. A 
textured surface on the front surface can couple light obliquely inside the silicon material. 
Furthermore, when the light travels from high refractive index material to low refractive 
index material, the total internal reflection can occur at the rear surface if the incident 
angle is greater than the critical angle according to Snell’s law. Consequently, the path 
length can be increased by a combination of front textured surface and rear reflector 
design. However, the textured surface increases the density of interface states which can 
increase surface recombination in the cell. Therefore, to mitigate the surface 
recombination, the light trapping is achieved by using a planar rear surface (keep front 
surface textured) to form a dielectric mirror that can reflect light back into the silicon. 





2.3.3 Shading Loss 
 The contact to the front side of the commercial cell is typically made with metal 
fingers (or gridlines) which unfortunately prevent the light from entering the solar cell. 
This is referred to the shading loss. Both finger size and spacing are critical for cell 
performance because narrow fingers would allow more light to enter the solar cell but it 
will increase resistive loss because carriers have to travel longer distance to be collected 
by the grid. This trade off can be optimized by appropriate grid design using grid model 
in Chapter 7. 
 
2.3.4 Resistive Loss 
 In a practical solar cell, the I-V characteristic usually differs from the ideal solar 
cell because of series resistance (Rs), shut resistance (Rsh) and recombination in the 
depletion region of the p-n junction. These are partly responsible for non-ideal behavior 
of a solar cell. Both resistive and recombination losses reduce the fill factor in the cell.  
 The resistive losses in a typical solar cell are associated with current travelling 
through the Rs(busbar), Rs(gridines), heavily doped emitter region Rs(sheet), metal-to-
semiconductor contact on the front Rs(front contact),  metal-to-semiconductor contact on 
the back Rs(back contact) and the Si substrate Rs(substrate) [20]. Figure 2.10 shows a 
schematic of the resistive components in a solar cell. The detail expression for the each 
resistive component is discussed in Chapter 7. 
 The quantitative impact of the series resistance on the FF is given by [17]: 
              (2.26) 
where FF0 is the ideal fill factor in Equation (2.16), with no Rs and Rsh, rs is the 
normalized resistance (Rs/Rch), and Rch is a characteristic resistance defined by Voc/Isc.  
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The Rsh is typically due to process induced defects that provide an alternative path for the 
current. This reduces the amount of photocurrent flowing through the junction and 
reduces the voltage across the device. The impact of shut resistance can be expressed by: 
          
       
   
   
   
  (2.27) 
To assess the combined effect of Rs and Rsh , the FF0 in Equation (2.27) is replaced by the 
fill factor in Equation (2.26). 
 
Figure 2.10 Resistive components in a solar cell. 
 
2.3.5 Recombination Loss 
 When the light enters a solar cell, electron-hole pairs are generated throughout the 
device. Once the illumination is removed, the carrier concentrations will be naturally 
returned back to thermal equilibrium values via recombination of excess electron and 
hole pairs. There are four types of recombination process in a silicon solar cell: 
 1. Radiative recombination (or band-to-band recombination) 
 2. Doping induced Auger recombination 
 3. Defect induced Shockley-Read-Hall (SRH) recombination  
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 4. Surface recombination 
 These recombination mechanisms occur simultaneously in the solar cell. The 
recombination rate (U) is characterized by bulk lifetime () defined as [21]: 








) and n is 
the excess carrier concentration (cm
-3
). Note that the excess carrier concentration, also 
referred to as injection level, has significant influence on the recombination lifetime. Low 
level injection (LLI) refers to the condition where the number of excess carriers are small 
compared to the equilibrium doping concentration (n, p << n0, p0). High level injection 
(HLI) means that the number of excess carriers are large compared to the doping 
concentration (n, p >> n0, p0). Solar cell performance is a strong function of bulk 
lifetime; therefore, it is important to understand the fundamentals of recombination 
processes.  
 
 Radiative recombination is also referred to as band-to-band recombination, 
reverse of the photogeneration in a semiconductor (Figure 2.11). In the radiative 
recombination, an electron in the conduction band directly annihilates a hole in the 
valance band and then releases the energy as a photon. This energy corresponds to the 
bandgap of the semiconductor. Radiative recombination is more significant in direct-
band-gap semiconductors (e.g. GaAs) than in indirect ones (e.g. Si). This is because a 




Figure 2.11 Schematic illustration of radiative recombination. 
 
 The radiative recombination rate, Urad, depends on the electron concentration in 
the conduction band and the hole concentration in the valance band: 
             
   (2.29) 
where B is the coefficient of radiative recombination, n is the electron concentration and 
p is the hole concentration.  Radiative recombination lifetime is given by [22]: 
 τ    
 
          
 (2.30) 
, which reduces to          
 
     




high level injection, where Ndop is the equilibrium doping concentration and n is the 
injection level. 
 
 Auger recombination is a three-particle process where an electron in the 
conduction band first recombines with a hole in the valance band and then transfers the 
excess energy to a third electron or hole (Figure 2.12). This third electron (or hole) then 





Figure 2.12 Schematic illustration of Auger recombination. 
 
 The total Auger recombination rate,       , is the sum of the two aforementioned 
processes: 
                     
       
  (2.31) 
where Cn and Cp are electron and hole auger coefficients  [23]. The Auger lifetime in 
heavily doped n-type and p-type silicon materials under low and high level injections are 
given by: 
For n-type Si,            
 
    
                  
 
          
 (2.32) 
For p-type Si,            
 
    
                  
 




 Therefore, Auger recombination is the dominant mechanism in heavily doped 
emitter regions or at high level injection under concentrated sunlight. 
 
 Shockley-Read-Hall (SRH) recombination is referred to the recombination 
associated with the defect levels present in the bandgap due to impurities or crystal 
imperfections (Figure 2.13). It was first analyzed by Shockley, and Read and Hall and 
therefore this process is named SRH recombination theory [16, 24].  
 
Figure 2.13 Schematic illustration of Shockley-Read-Hall Recombination. 
 
The recombination rate,     , for a single defect level is given by 
      
     
 
                   
 (2.34) 
   and    are electron and hole capture cross sections,     is the thermal velocity, and 
where 
     
 
       
    and        
 
       
 (2.35) 
  and   are the electron and hole concentrations where Femi level    =   . 
          
     
  
    and             
     
  
  (2.36) 
where    is the intrinsic concentration,    is the intrinsic energy level,   is the 
temperature and   is the Boltzman constant. 
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From the above equation, the SRH recombination lifetime can be obtained as: 
      
                   
        
 (2.37) 
The SRH recombination lifetime under low and high injection are given as follows: 
For n-type Si,              
          
  
 and                 (2.38) 
For p-type Si,              
          
  
 and                 (2.39) 
For deep or midgap traps under low level injection: 
For n-type Si,              (2.40) 
For p-type Si,              (2.41) 
 Deep traps are the most effective recombination centers and have adverse effects 
on the solar cell performance.  
 
 Surface recombination is associated with the defect levels within the bandgap at 
the surface due to abrupt termination of the crystal lattice material (Figure 2.14). These 
surface states promote recombination which can be analyzed by applying the bulk SRH 
recombination theory with minor reformations [21]. 
 
Figure 2.14 Schematic illustration of surface recombination. 
 
For a single level surface state, the surface recombination rate,   , is given by: 
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 (2.42) 
where    and    are the electron and hole concentrations at the surface, and     and     
are surface recombination velocities of holes and electrons which are related to surface 
state density (   ), and the capture cross-sections of the electron and hole (   and   ): 
               and              (2.43) 







          
     
   
 
     
   
 
(2.44) 
Surface recombination lifetime (        ) can be defined as: 









      (2.45) 
where W is wafer thickness and D is the diffusion coefficient of minority carrier. For a 
silicon solar cell, the wafer thickness is typically around 200 μm. The second term in 
Equation (2.45) is very small and therefore it can be dropped resulting in: 
           
  
 
    (2.46) 
In practice, the surface states are not localized at a single energy level but are 
continuously distributed throughout the bandgap of a semiconductor. Moreover, the 
density of surface states and the capture cross-sections are dependent on their energy 
level. Hence, the total surface recombination rate of a real semiconductor is obtained by 
integrating Equation (2.42) over the entire energy bandgap [21]: 
     
       
 
        
     
 
        
     
  
  
             (2.47) 
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where Ec is the minimum conduction band energy, Ev is the maximum valance band 





 Surface recombination loss has become increasingly important in industrial solar 
cells due to the trend toward large-area and thinner silicon wafers. Consequently, the 
reduction of surface recombination is an important task in this research to obtain high-
efficiency commercial scale solar cells. In practice, surface recombination can be reduced 
by chemical passivation and field-effect passivation (Figure 2.15).  
 
Figure 2.15 (a) chemical passivation; (b) field-effect passivaiotn. 
 
 The chemical passivation is based on the reduction of the density of surface states 
(Dit). The surface defect density can be significantly reduced by depositing thin 
dielectrics that can satisfy the dangling bonds at the surface of wafers. A high quality 
thermal oxide film (SiO2) on Si is commonly used to reduce the density of surface states 







 [25].  
 As shown in Equation (2.44), the surface recombination relates to the electron and 
hole concentrations at the surface. The highest recombination rate occurs when the 
electron and hole concentrations at the surface are equal. The field-effect passivation is 
based on the reduction of the electron or hole concentration at the semiconductor surface 
by using a built-in electric field that can repeal either the electron or the hole from the 
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surface. The built-in electric field can be achieved by doping the surface or by the 
introducing a charged dielectric at the surface. For conventional p-type cells, the field-
effect passivation is typically obtained by a p
+
-doping at the back surface called the back 
surface field (BSF). A negatively charged dielectric like Al2O3 can also accomplish the 
same by field-effect passivation.  
 Best strategy to reduce surface recombination is by a combination of field-effect 
passivation and chemical passivation. For example, thermal oxide is very effective in 





) to form the field-effect passivation. However, applying positive changed 
dielectrics on a p-type cell needs to be carefully designed to avoid the parasitic shunting 
issue [26], which can arise if the p-substrate gets inverted. 
 The four aforementioned recombination mechanisms occur simultaneously in a 
semiconductor material. The effective recombination rate,      , is the sum of the 
individual recombination rate: 
                                (2.48) 
The effective lifetime is therefore given as: 
 
 
    
 
 
    
 
 
      
 
 
    
 
 




 Solar cell is an optoelectronic device. The key to achieving high efficiency cells is 
to reduce optical and electrical losses in a cell. Therefore, this chapter reviewed the 
fundamental physics and the current understanding of the key electrical and optical loss 
mechanisms in solar cells. A major focus of this research is to reduce these losses through 
fundamental and applied research and demonstrate its success by fabricating a large-area 
commercial ready cell with much higher efficiency then the traditional Si cells. In typical 
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Si solar cells, front reflectance, gridline shading, and rear surface absorption are the 
major optical loss mechanisms while the SRH recombination, emitter Auger 
recombination, surface recombination, and resistance are the major electrical loss 
mechanisms. In the next chapter, high efficiency cell concepts with efficiency 
approaching 25% in the literature are reviewed. The goal is to identify advanced design 
features that can be implanted in cost effective manner. In Chapter 4, a high-efficiency 
large-area full Al-BSF cell is fabricated and analyzed in order to quantify these loss 
mechanisms and their impact of cell efficiency. This will serve as the basis for 
understanding and development high-efficiency low-cost advanced solar cells in the rest 








 In the previous chapter, efficiency loss mechanisms in a typical solar cell are 
reviewed.  These efficiency losses must be reduced in order to obtain higher efficiency. 
Various types of Si solar cells have been proposed in the literature to overcome the 
efficiency losses. Three of the highest efficiency Si cell concepts with efficiency 
approaching 25% in the literature include the interdigitated back contact (IBC) cell, the 
heterojunction with intrinsic thin-layer (HIT) cell, and the passivated emitter and rear 
locally diffused (PERL) cell. This chapter begins with the review of the advanced design 
features in these three cells. The focus of this research is to develop low-cost high-
efficiency PERC/PERL-type cells using feasible technologies, emphasis will be placed 
on identifying advanced design features that can be implanted in a cost effective manner. 
  The IBC and HIT cells provide 4-5% efficient improvement over the standard 
industrial Al-BSF cells because of unique design features and technologies. However, 
these two types of cells use complex cell structures and fabrication process along with 
more cost expensive n-type Si wafers. Therefore, their manufacturing cost is ~40% 
higher than the standard industrial cells. This does not meet our criteria of low-cost. 
Therefore, we will put more emphasis on PERC/PERL-type cells. The key technology 
differences among these advanced solar cells and the standard industrial cells will also be 
discussed in this section. The current state-of-the-art in this research area will be 
discussed. In the following section, industrially feasible technologies rather than 
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expensive laboratory technologies will be reviewed in order to realize cost effective high-
efficiency Si solar cells in this research work.  
 
3.2 Review of Three High Efficiency Silicon Solar Cell Structures with Efficiency 
Approaching 25%  
 This section reviews three high-efficiency silicon solar cells (IBC, HIT and 
PERL) that have achieved 23-25% efficiency in laboratory or in the production. 
3.1.1 Interdigitated Back Contact (IBC) Cell  
 Figure 3.1 shows the structure of the interdigitated back contact (IBC) cell, which 
is also called back-contact back-junction cell. The IBC cell has interdigitated n- and p- 
contacts on the back side of the cell. This unique cell structure and contact scheme not 
only eliminates shading loss but also eliminates very high metal-silicon contact 
recombination at the front surface. The back contact scheme maximizes the light 
transmission into the cell which was originally designed for concentrator applications by 
the Stanford University, which achieved an efficiency of 27.5 % at 500 suns [27].  
However, the manufacturing process involved multiple high-temperature diffusion and 
oxidation steps to form the interdigitated n- and p-regions and point contacts, and 
multiple photolithographic processes to isolate the back contacts. Thus, the process 
sequence was too expensive and time-consuming to be applicable for mass production. 
Over the years, SunPower has made several process modifications to reduce the 
manufacturing cost and increased the efficiency of one-sun IBC silicon solar cells from 
about 21 to 24.2% [28, 29]. This is the most efficient silicon solar cell in productions to 
date but it is still quite expensive relative to traditional production cell.    
 In addition to the back contact design, the IBC cell has several other unique 
features that minimize the optical and electrical losses. For instance, the IBC cells use 
 42 
lightly doped front surface field in conjunction with an excellent SiO2 passivation layer to 
reduce the front and back surface recombination velocity. In addition, the SiO2 layer 
capped with a high refractive index metal on the back surface forms an excellent back 
surface reflector for long-wavelength photons. The IBC cell requires high bulk lifetime 
and, therefore, uses n-type Cz Si substrate with minority carrier lifetime in excess of one 
millisecond. The other advantages of using n-type material include higher tolerance to 
common impurities and defects and no light induced degradation in lifetime and 
efficiency, which is attributed to the formation of boron-oxygen complexes under light 
exposure. It is important to note that we will try to implement some of the high efficiency 




Figure 3.1 Schematic diagram of SunPowr interdigitated back contact solar cell 
[30]. 
 
3.1.2 Heterojunction with Intrinsic Thin-layer (HIT) Cell   
 Figure 3.2 shows the record high efficiency cell structure of the heterojunction 
with intrinsic thin-layer (HIT) developed by Sanyo Electric Co., Ltd [30]. The key 
features of the HIT cell are thin amorphous n- and p-doped layers (a-Si:H) for 
heterojunction with a very thin intrinsic amorphous layer (i-Si:H)  between doped a-Si 
and crystalline substrate to provide excellent surface passivation. The HIT cell also uses 
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n-type Cz Si substrate. The a-Si:H layers are deposited at low temperature (< 300 °C). 
Front of the cell has transparent conductive oxide (TCO) as ARC that also reduces the 
sheet resistance on the front a-Si:H layer. The HIT cells generally give very high open-
circuit voltage because of the large bandgap discontinuity (a-Si/c-Si) induced surface 
passivation. In addition, the front and rear surfaces are passivated by the i-Si:H layers 
which add to the excellent surface passivation. The best conversion efficiency in 
production for the HIT cell is 23.9% with a very high open-circuit voltage of 7483 mV on 
98 µm thick n-type wafer [31, 32]. In contrast to the high Voc, the HIT cell has a modest 
short-circuit current due to the absorption of photons in the front a-Si:H layer. This 
reduces the photocurrent collection and results in relatively lower blue response.  
Therefore, the challenge for this cell structure lies in balance of high voltage and the short 
wavelength response while maintain high fill factor. More recently 24.7% efficiency has 








3.1.3 Passivated Emitter and Rear Cell (PERC) and Passivated Emitter with Rear 
Locally Diffused (PERL) Cell 
 The passivated emitter and rear cell (PERC) and passivated emitter with locally 
diffused (PERL) cell were developed in laboratory to overcome the shortcomings of the 
industrial full-area Al-BSF cells. The laboratory PERC solar cells achieved efficiency of 
22.8% [34] while the PERL cell achieved a world record efficiency of 25% [35, 36].  The 
excellent cell performances were demonstrated on small-area (4 cm
2
) p-type float zone 
(FZ) silicon substrate with lifetime exceeding several milliseconds. The PERC and PERL 
cell feature many advanced technologies to minimize the optical, recombination, and 
resistive losses as shown in Figure 3.3.  Some of these features will be implanted in our 
cell design in a cost effective manner. 
 
 
Figure 3.3 Schematic diagrams of (a) passivated emitter and rear cell (PERC) [34] 
and (b) passivated emitter with rear locally diffused (PERL) [36].  
Error! Reference source not found. summaries the key advanced design 
features which reduce optical and electrical losses in PERC/PERL silicon solar cells. 
Photolithography defined inverted pyramids on the front surface in conjunction with a 
double-layer ARC (ZnS/MgF2) minimizes the front surface reflection loss. Planarized 
back surface and a reflector (dielectric/metal stack) on the back of the cell enhance the 
absorption of long-wavelength photons. Photolithography defined fine gridlines reduce 
(a) (b) 
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the shading loss. Both the front and rear surfaces are well passivated by thermally grown 
SiO2 layer to minimize the surface recombination velocity. Lightly doped emitter with 
the front surface SiO2 passivation minimizes the emitter and surface recombination 
losses. Heavily doped emitter underneath the gridlines reduces the metal induced 
recombination. Local back contacts are made through the openings in the SiO2 layer to 
reduce back surface recombination. The back contacts are defined by photolithography to 
reduce the recombination of the local contacts. PERC cell has no diffusion on the back 
but the PERL cell is locally diffused.  
Table 3.1 Advanced design features in high-efficiency PERC/PERL cells to reduce 
loss mechanisms. 
Features for optical loss reduction  
  
 Front inverted pyramids to reduce reflection loss at the front surface 
        
  
 Double-layer ARC to reduce reflection loss at the front surface 
          
  
 Planarized back surface to enhance back surface reflectance 
          
  
 Back surface reflector (dielectric/metal layer) to enhance back surface 
reflectance 
      
  
 Fine gridline to minimize shading loss  
      
Futures for recombination loss reduction 
  




 Heavily doped at the front surface beneath the metal contact to minimize carrier 
recombination at metal/silicon interface 
  
 Locally back surface field to minimize carrier recombination at 
metal/silicon contact 
      
  
 Good surface passivation to minimize surface recombination 
          
Feature for resistive loss reduction       
  
 Selective emitter to reduce contact resistance of front contact with silicon 
interface 
      
  
 Elaborate metallization schemes (Ti/Pt/Ag) to minimize contact resistances 
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The PERC and PERL cells were developed to explore the optimum performance 
of the silicon solar cells without considering the manufacturing cost. However, eight high 
temperature steps, five photolithography masks, and expensive FZ Si material are not 
compatible with commercial production. Therefore, a photolithography free and single 
high-temperature process sequence will be developed in this research for reducing the 
manufacturing cost while maintaining several high efficiency design features of PERC 
and PERL cells. Recently many research groups and cell manufacturers are attempted to 
mass produce such structures [37-46]. The cell design will be similar to PERC cell with 
locally diffused BSF. Table 3.2 shows a list of the best large-area commercial PERC 
solar cells fabricated using various process techniques. To date, ISFH and Schott Solar 
are the only two institutes produced > 21% commercial PERC cells on 239 cm
2
 Cz Si 
wafers. ISFH demonstrated that 46 µm fine-line dual printing process in conjunction with 
5 busbar design could significantly reduce shadow losses and boost efficiency. ISFH also 
showed that the use of an improved aluminium (A1) paste together with an optimized 
rear contact geometry with narrower contact lines can raise the efficiency up to 21.2%. 
Schott Solar demonstrated the use of APCVD equipment to apply a rear side aluminum 
oxide passivation layer and employed electroplated NiCu front contacts to achieve the 
21% efficient on commercial size 239 cm
2
 p-type Cz-Si solar cell. All the other institutes 
fall well below the ~21% peak efficiency on the commercial PERC cells. These show the 
challenges in getting such high-efficiency (~21%) PERC cells using industrially feasible 
processes and equipment on commercial-grade Cz large-area (239 cm
2
) silicon wafers. 
We will attempt to make ~21% efficient cells using ion implantation which reduces the 
number of processing steps, simple oxide passivation at no additional cost, screen printed 
contacts with three busbars to reduce the cost of metallization and Ag. The next section 






Table 3.2 List of the best commercial grade large area PERC silicon solar cells 
fabricated using various processing techniques. 
Institute Material Area (cm
2
) η (%) Key Techniques Yr./Ref. 
ISFH Cz 239 21.2 
5 busbars, 46 µm Ag gridline 
with double print; improved 
Al for rear contacts 
2014/[43] 
Schott Cz 239 21.0 
APCVD Al2O3 rear 
passivation; electroplated 
NiCu front contacts 
2013/[44] 










MCz 239 20.2 
Laser doped selective emitter; 
LFC; thermal SiO2/SiNx rear 
passivation 
2013/[45] 
Q-cell Cz 239 20.2 Laser-fired contacts 2011/[37] 
Canadian 
Solar 
Cz 239 20.1 
Ion implanted emitter; 





3.2 Review of Industrially Feasible Low-Cost Technologies for Producing High-
Efficiency PERC Cells   
 Since the cell structure proposed in this thesis is similar to PERC, in this section, 
industrially feasible solar cell technologies that can be adopted for low-cost PERC cells 
are discussed. Some of these will be implanted to fabricate commercial grade PERC cells 
in this research.   
3.2.1 Low-Cost Selective Emitter Technologies   
 Standard industrial silicon solar cells typically uses a homogeneous emitter with 
sheet resistance in the range of 50 to 70 Ω/sq to attain high phosphorous surface 
concentrations necessary for low contact resistance between the silicon and the low-cost 
screen-printed front metal contacts. However, the highly doped emitter leads to several 
undesirable effects including a poor short wavelength response and a high emitter 
saturation current density due to high Auger recombination and bandgap narrowing 
within the heavily-doped emitter. These loss mechanisms reduce both the short-circuit 
current density (Jsc) and open-circuit voltage (Voc) of the cell. Therefore, the compromise 
has to be made between resistive and recombination losses in conventional POCl3-
diffused homogeneous emitter cells. However, PERC cell design showed that solar cell 
performance can be improved appreciably by a selective emitter technology which 
involves highly doped region under the grid for good contacts but lightly doped region in 
the field for lower Joe (Figure 3.4). As a result, a higher Jsc is achieved due to a better blue 




Figure 3.4 Selective emitter solar cell. 
 
In the original PERC cell, the selective emitter was accomplished by 
photolithography which is not acceptable for mass production. Recently, many low-cost 
approaches have been attempted to make selective emitters, such as doped Si inks [47, 
48], oxide diffusion mask [49], ion implantation [50], etch-back process [51], and laser 
doping [52-56]. A more thorough review of selective emitter can be found in the 
publication by Hahn [57]. Table 3.3 lists the IV parameters achieved with full-area Al-
BSF cells. All the approaches showed ~0.5% improvement in cell efficiency; however, 
most of the approaches required few extra steps and/or a second high temperature 
diffusion which add to the cost and complexity in the cell fabrication. Therefore, in this 
thesis, a novel selective emitter formation process using ion-implantation technology was 
developed (in cooperation with Varian and Suniva) which eliminates additional steps 
[50]. Ion implantation simplifies the processing of selective emitter because it eliminates 
non value added steps like phosphosilicate glass (PSG) removal and laser edge-isolation. 
In addition, both differences can be achieved in a single high temperature step because 
ion implantation allows selective implantation. As a result, the total numbers of process 
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steps are reduced. This reduces processing cost while providing improved blue response 
and lower emitter saturation current density. This research addresses the importance of 
optimizing the implantation anneal for maximizing device performance in conjunction 
with the optimization of in-situ oxide thickness and surface passivation quality. 
 
Table 3.3 The best cell IV parameters and average efficiency for various selective 























Centrotherm 156 634 37.2 79.2 18.7 18.6 
Ion 
Implantation 




125/156 640 37.9 78.4 19.0 18.5 
Laser Doping 
(P-glass) 





156 633 37.3 80.3 19.0 NA 
Laser Doping 
(P-acid) 
UNSW 156 639 37.8 77.8 18.8 18.5 
 
3.2.2 Single-side Etching Process to Planarize the Back Surface 
Planarized back surface is important for achieving high-efficiency PERC cells 
because it improves the surface passivation and back surface reflectance. As described in 
Chapter 2, a textured surface on the front results in oblique penetration of light into the 
silicon material which improves the carrier collection, increases the path length, and 
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enhances the probability of absorption. A pyramid-like textured surface is commonly 
used in the industrial productions for reducing the front surface reflection. The texturing 
is usually carried out by a wet chemical etching at 70-80˚C in a mixture of water, 
potassium hydroxide (KOH) and isopropyl alcohol (IPA). Due to the anisotropic etching 
exposes (111) planes resulting in randomly distributed pyramids on both sides of the 
silicon wafers. This textured surface increases ~1.7 times in the surface area compared to 
the (100) planar Si wafer. Textured surface degrades the ability of thermal SiO2 
passivation due to the increased surface and higher Dit (Figure 3.5) associated with the 
(111) textured surface [58, 59]. Therefore, to mitigate the surface recombination loss, 
oxidation process is optimized in this research along with enhanced light trapping by 




Figure 3.5 Defect density distribution within Si forbidden bandgap. Both (100) and 
(111) Si structures received an FGA before metal deposition and measurement [58].  
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 The single-side planarization has been used in several high efficiency small-area 
(4 cm
2
) FZ laboratory silicon solar cells [35, 36, 60]. A well-planarized rear surface is 
essential to enhance the rear surface passivation quality and the internal reflectance. This 
approach has demonstrated efficiency improvement over the industrial screen-printed full 
Al-BSF cell [39, 61]. Acid-based etching using solutions of HNO3 and HF, is widely 
used for surface polishing of silicon wafer [62]; however the etching rate is difficult to 
control, resulting in a rough surface [63].  Recently, RENA and SCHMID corporations 
have developed inline systems that transport wafers horizontally for single side chemical 
etching. However, the stabilization and control of such process is challenging [64]. 
Therefore, in this work, KOH based wet chemical etching solutions were investigated to 
control back surface roughness and explore its impact on passivation quality and optical 
performance.   
 
3.2.3 Low-Cost Surface Passivation Technologies   
 Surface passivation is the key to achieving high efficiency cells. Planarization 
helps the passivation quality but choice of dielectric and its interface quality also plays a 
major role in determining passivation quality or surface recombination velocity (SRV).  
Various dielectric layers such as thermally grown silicon dioxide (SiO2), plasma-
enhanced chemical vapor deposited (PECVD) SiNx, and Al2O3 deposited by atomic layer 
deposition or PECVD are promising for mass production of solar cells. Pros and cons of 
these promising passivating dielectrics are reviewed. 
 
3.2.3.1 Thermally Grown Silicon Doxide 
 Bare silicon surface recombination velocity is greater than 10
5
 cm/s, which is 3 to 
4 orders of magnitude higher than what is needed for high efficiency cells. Most of the 
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high-efficiency (>20%) laboratory silicon solar cells generally use thermally grown 
silicon oxide to reduce the front and rear surface recombination velocity (SRV). For 
example, very low SRV (41 cm/s) has been reported for oxide passivated 0.7 Ω-cm p-
type FZ Si wafers [65]. Furthermore, evaporated Al  on top the oxide and followed by 
~400˚C for 20 min anneal in forming gas is shown to reduce the SRV to 20 cm/s on 1 Ω-
cm P-type FZ Si wafers [66]. This is important because SiO2 capped with Al on the back 
surface also provides an excellent reflector for the long wavelengths that can reach the 
back surface without getting absorbed. This can significantly improve light trapping and 
enhance the short-circuit current of the cell. However, high quality thermal oxides usually 
require high temperature oxidation (> 1000˚C) which can reduce throughput and lead to a 
significant degradation of bulk lifetime, particularly in the case of lower cost defective 
multicrystalline silicon wafers. Therefore, this research focuses on the development of 
low temperature and short oxidation process to achieve high quality that is comparable to 
Al alnealed high-temperature SiO2. In addition, passivation study in this research is 
performed on industrial grade 239 cm
2
 p-type CZ Si wafers that are used for mass 
production of silicon solar cells today.  
 
3.2.3.2 Plasma-enhanced chemical vapor deposition –SiNx 
 Silicon nitride (SiNx) grown by plasma-enhanced chemical vapor deposition is 
widely used as an antireflection coating as well as a surface passivation layer for the 
phosphorous doped emitter on p-type silicon. SiNx is also known to provide excellent 
passivation (SRV <10 cm/s) on p-type Si wafers [67] by inducing an inversion layer due 




 [26]. However, when SiNx is used for 
rear passivation for PERC-type solar cells, this electron-rich inversion layer shunts the 
local back contacts resulting significant loss in the short-circuit current density due to the 
out flow of electrons from the back. This phenomenon is referred to as parasitic shunting. 
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Therefore, direct SiNx is not a good candidate for back surface passivation. However, an 
appropriate  stack of a thin thermal oxide capped with PECVD SiNx can provide a high 
quality passivation as well high internal reflectance without parasitic shunting [68]. This 
provided the motivation in this research to examine and optimize the formation of low-
cost oxide/nitride stack to achieve high quality passivation and internal reflectance. 
 
3.2.3.3 Atomic layer deposition of Al2O3 
 Recently it was demonstrated that a thin Al2O3 film grown by atomic layer 
deposition system can also provide an excellent surface passivation on 1 Ω-cm  p- and n-
type Si wafers as well as on boron-doped p
+
 emitters [69-72]. This is because, contrary to 





which forms an accumulation layer in p-Si, so no parasitic shunting occurs. This is 
because minority carrier electrons are repelled back into Si by the accumulation layer 
when Al2O3 is used for rear side passivation of p-type PERC solar cells [73]. This 
provides the motivation in this thesis to evaluate the passivation quality and thermal 
stability of Al2O3/SiNx stack and its impact on PERC cell performance.  
 
3.2.4 Low-Cost Local Back Contact Technologies    
 Local rear contacts are essential for high efficiency PERC cells because it reduces 
the metal induced recombination and absorption of long wavelength photons in the metal. 
The concept of local rear contacts through dielectric passivation was introduced by 
Swanson [27] and Blakers [34]. However, high cost and low throughput associated with 
photolithography to pattern the rear passivation layer combined with evaporated 
aluminum layer limited the use of this concept for industrial cells. Few years ago, a 
simplified process laser-fired local contact (LFC) was developed at the Franhofer ISE 
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[74]. The LFC technology drives the metal locally through the dielectric with the help of 
laser to form local Al-BSF and has given > 20% efficient cells on small area 4 cm
2
 FZ 
wafers with a photolithography front contact [75]. Recently, LFC process with screen-
printing technology is also being investigated [76-80].  
 A more simplified process involving screen-printing metal dots and firing though 
the dielectric layer to form the local back contacts and LBSF has also been investigated 
[81]. However, the approach has not yet been successful because use of  thicker dielectric 
layer for back reflector presents a barrier to fire through contacts.  
 Another low-cost approach to define local contacts involves screen-printing an 
etching paste, which contains phosphoric acid to etch through the dielectric layer. The 
etching of the dielectric is carried out by heating the wafers on a hot plate or in an 
infrared belt furnace to facilitate. Then the fried etching paste is removed in a dilute 
potassium hydroxide solution. This method has also given > 20% efficient Si cells on 
small-area 4 cm
2
 FZ wafers [82]. However, the baking step in this approach is very 
sensitive to the wafer and dielectric. Non-uniform heating could lead to incomplete 
etching, non-uniform BSF, and parasitic shunts [83]. Above challenges with low-cost 
technologies for local BSF provided the motivation to explore more reliable low-cost 
commercial alternative for local Al BSF and contacts. The effect of process parameters, 
size and shapes of vias through the dielectric on cell performance is also studied. Two 
popular via geometries – lines and points for local back contacts are investigated and 
optimized by a combination of modeling and experimental validation in this thesis.  
 
3.2.5 Finer Gridline Metallization   
 Finer gridlines are important because it increases more light to enter the cell and 
reduce metal induced recombination on the front. Screen-printed contacts currently 
dominate the photovoltaic industry because of simplicity and lower manufacturing cost. 
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However, the conventional screen-printing technology has some limitations for achieving 
≥ 20% efficiencies. The disadvantages of screen-printing include low aspect ratio of the 
gridlines and the high line resistance, which limit the cell performance. In addition, 
screen-printing is a contact process which can easily break thin wafers, presenting a 
barrier to lower cost thinner cells. Some research groups have demonstrated new 
techniques to produce finer gridlines and higher aspect ratios to overcome the 
shortcomings of screen-printed cells [84-86]. However, cost effective production using 
these technologies still remains a challenge.  
 Various non-contact printing techniques have been presented in the literature [87, 
88], including ink jetting and direct aerosols to form a seed layer for electro plating 
followed by micro-dispensing of thick films. However, these approaches require multiple 
processing steps to achieve the desired thickness for good contacts. In this research, a 
novel one-step direct printing technology is used to achieve narrow gridlines with high 
aspect ratios. In addition, front grid pattern design is optimized to achieve higher 
efficiency (> 20%) by exploiting this new technology.  
 
3.3 Summary 
 This chapter provides a review of three high-efficiency silicon solar cell structures 
(IBC, HIT, and PERL) that have achieved ~25% efficiency. The IBC cell exhibits a 
unique back-contact back-junction design that can completely eliminate the shading loss. 
The HIT structure proves the excellent surface passivation quality by using a-Si layer on 
crystalline Si to form a heterojunction. Although the IBC cell and HIT cell allow 4-5% 
efficient improvement over the standard industrial Al-BSF cell, their manufacturing costs 
are ~40% higher than the traditional Al-BSF cells due to complexity and use of expensive 
n-type Si wafers. The PERC and PREL cells reveal several advanced design features 
which can improve optical, electrical and resistive losses simultaneously. Fabrication of 
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the laboratory PERL cells, however, requires several time-consuming photolithography 
and high-temperature steps. If low-cost commercial techniques are capable of fabricating 
PERC/PERL-type cells without the need for photolithography, such high efficiency solar 
cells would become viable candidates for mass production. This section also reviewed 
several low-cost technologies that can be implanted to produce PERC cells. These 
technologies include selective emitter formation, surface planarization, dielectric 
passivation, fine line metallization and local back contact formation. This research 
focuses on the development of low-cost industrially feasible technologies to achieve 
high-efficiency PERC-type cells.  This objective will be achieved through five research 
tasks which will be described in the following chapters. In Chapter 4, commercial Al-
BSF cells will be fabricated and evaluated to establish a technology roadmap for low-cost 
high-efficiency advanced Si solar cells. In Chapter 5, selective emitter using a novel ion 
implantation technology will be developed. In Chapter 6, high-efficiency rear passivated 
Si solar cells with local Al-BSF and screen-printed contacts will be developed. In Chapter 
7, finer line direct printing technology will be developed. In Chapter 8, simplified PERC 
cells with low-cost homogeneous emitter will be developed. Chapter 9 will apply these 
developed technologies to light induced degradation free Indium doped silicon material. 
Chapter 10 suggests research guidelines to further improve the commercial cell designs 




FABRICAITON AND EVALUATION OF COMMERCIAL AL-BSF 
SOAR CELLS TO ESTABLISH A TECHNOLOGY ROADMAP FOR 
LOW-COST HIGH-EFFICIENCY ADVANCED SILICON SOLAR 
CELLS 
 
 In Chapter 3, physics and operation of Si solar cells and efficiency limiting 
mechanisms were discussed. This chapter quantifies the losses in a typical commercial 
screen-printed full Al-BSF Si cell today. Therefore, the first step in this research involved 
fabrication of state-of-the-art 18.3% efficient production cells using screen-printing 
technique on large-area (239 cm
2
) Cz Si wafers. These cells are currently about 19% 
efficient. Next, a methodology was developed through detail characterization and 
modeling to identify and quantify the loss mechanisms in these baseline cells. Then a 
technology roadmap was developed by extensive device modeling to establish 
requirements to enhance Si solar cell efficiency to about 21% using commercial ready 
technologies and equipments.  
 
4.1 Fabrication of State-of-the-Art Screen-Printed Solar Cells with Full Al-BSF 
 Figure 4.1 shows the structure and the process sequence of a typical baseline 
commercial cell. In this task best in class production size 239 cm
2
 Si cells with screen-
printed front contact and full Al-BSF were fabricated on 180 μm thick p-type boron-
doped commercial grade Cz wafers with a base resistivity of 1-3 Ω-cm. The fabrication 
process begins with saw damage removal in a heated KOH solution followed by alkaline 
texturing of both sides of the silicon wafers. After a standard clean, the wafers were 
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loaded in the POCl3 diffusion furnace for the phosphorous–doped n
+
 emitter formation. A 
diffusion temperature of 855˚C was used for 20 minutes where the phosphorous silicate 
glass (PSG) was deposited on the wafer surfaces. This process step was followed by an 
in-situ 45 minutes N2 drive-in at the same temperature to obtain ~60 Ω/sq phosphorous-
doped emitters. Next, the wafers were dipped in 10% HF to remove the PSG layer. An 
anti-reflective SiNx film was deposited on the front side using commercial PECVD 
equipment. Next, back Ag soldering pads was screen-printed on the rear side and then 
dried at 200˚C. Then Ag grid was screen-printed on the top of SiNx film, and then dried 
at 200˚C followed by printing Al on the exposed rear side. Next, Ag and Al contacts were 
co-fired in a belt furnace followed by laser edge isolation to isolate front and back sides. 
This simple process sequence is widely used in production today. 
 The light I-V data was obtained on a tester calibrated using Fraunhofer validated 
cells. Following the I-V measurement, the internal quantum efficiency (IQE) and front 
surface reflectance were measured. To determine the bulk lifetime, a completed cell was 
etched down to the bare Si wafer followed by standard cleaning and surface passivation 
with an iodine/methanol solution. Then the effective minority carrier lifetime was 
measured by Sinton’s QSS-PC method [89]. The emitter doping profile was measured by 
spreading resistance profile (SRP). The junction leakage current density (Jo2) and second 
diode ideality factor (n2) were determined by Suns-Voc method [90]. With the help of all 
the above measured input parameters, PC1D device modeling program was used to 
extract electrical and optical parameters by matching the measured I-V, IQE, and 
reflectance simultaneously [91]. This methodology involving detailed characterization 
and modeling leads to a very good quantitative understanding of the various loss 
mechanisms in the baseline cell. The required material and device parameters for high-
efficiency solar cell can then be determined by extending PC1D simulation to establish 
the most effective and practical roadmap for raising the cell efficiency.  
 60 
 
Figure 4.1 Structure and process sequence of a typical commercial cell. 
 
4.2 Results and Analysis 
 Figure 4.2 shows the I-V data for the best screen-printed Al-BSF cell achieved on 
the commercial grade 239 cm
2
, 2.0 Ω-cm Cz Si wafers in this study. The 18.3% 
efficiency of the baseline cell was consistent with the industrial production when this 
research work started in 2009. Current baseline production cell efficiencies have reached 
≥19% using POCl3 diffusion. The 18.3% efficient cell was then characterized and 
modeled using physical device structure and characteristics to get insight into the 
efficiency limit of the baseline cell structure. PC1D was chosen as the device simulation 
tool in this research work because it is the fastest way to simulate a screen-printed silicon 
solar cell even though it accounts for only one-dimensional carrier transport.   
 
Processing Sequence:
1. Saw damage etch/texture
2. POCl3 diffusion (both sides)
3. Removal of phosphosilicate glass 
4. SiNx deposition on front
5. Print/dry back Ag soldering pads
6. Print/dry back Al contact
7. Print/dry front Ag gridlines
8. Co-fire
9. Laser edge isolation
p(B)-Si (starting wafer)
n+ (P)-Si (ion implantation)
SiNx (PECVD)
Ag  (screen-printed, fired)
SiO2 (thin, thermally-grown)
Al-Si Eutectic (screen-printed, alloyed)
p+ (Al)-Si (LPE during alloying)
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Figure 4.2 I-V measurements for the 18.3% Al-BSF cell on commercial grade 239 
cm
2
, 2.0 -cm Cz silicon.   
 
 Table 4.1 shows the set of parameters used to describe and simulate the 18.3% 
efficient cell. The measured data and extracted parameters are listed along with the 
modeled I-V data in the same table. All the key experimentally determined parameters, 
such as the emitter doping profile (SRP in Figure 4.3), base doping, bulk lifetime, 
junction leakage current density, second diode ideality factor, and surface texture 
properties, were fed into to the PC1D device program to simulate the baseline cell. The 
front surface recombination velocity (FSRV) of 65,000 cm/s and the back surface 
recombination velocity (BSRV) of 400 cm/s were extracted by matching the measured 
IQE with the simulated IQE in the short wavelength (< 600 nm) and long wavelength 
range (900-1200 nm), respectively. The back surface reflectance (BSR) of 70% was 
extracted by matching the measured reflectance in the long wavelength range (> 1000 
nm). These optical and electrical parameters of the cell were calculated by PC1D 































good match between the measured IQE/Reflectance and simulated IQE/Reflectance over 
the entire wavelength range. With all the above device parameters, the PC1D model 
predicted a cell efficiency of 18.3% with Voc of 626 mV, Jsc of 37.2 mA/cm
2
 and FF of 
78.7% which agreed very well with the measured I-V values of Voc of 627 mV, Jsc of 
37.1 mA/cm
2
 , FF of 78.7%, and efficiency of 18.3%.  
 
Table 4.1 Modeling parameters for the 18.3% commercial Al-BSF cell. 
Cell Parameters  Value  
Base Resistivity (W-cm)  2  
Rs (-cm
2
)  0.7 
Rsh (-cm
2
)  3558  
n2  3  
Jo2(nA/cm
2
)  374  






Texture angle (degrees)  54.7  
Texture depth (mm)  3.5  
bulk(s)  250  
Grid shading (%)  8.3%  
BSRV (cm/s)/J0b (fA/cm2) 400/660 
FSRV (cm/s)/J0e (fA/cm2)  65,000/528 
Rback(%)  70  
Modeled Voc (mV)  626  
Modeled Jsc(mA/cm
2
)  37.2  
Modeled FF (%) 78.7  











Figure 4.3 Spreading resistance profile for the POCl3 diffused emitter. 
 
Figure 4.4 Measured and simulated IQR and reflectance for the 18.3% Al-BSF CZ 
Si cell. 
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 Emitter and base recombination are also described by saturation current densities 
Joe and Job, respectively. However, Joe is composed of Joe of the metal grid lines and Joe of 
the passivated emitter between the grid lines. In order to separate and quantify the 
recombination loss within the emitter and the bulk of the baseline cell, the passivated 
emitter saturation current density (J0e) was measured using the transient PCD method on 




) on an n-type ~500 -cm FZ wafer [93]. The 
measured Joe of SiNx-passivated textured POCl3 emitter (without metal contacts) was 
~396 fA/cm
2
. The total reverse saturation current density, Jo, is the sum of the emitter 
saturation current density Joe and the base saturation current density Job as the following 
equation [94]: 
                                     (4.1) 
where f is the fraction of the cell front surface covered with metal grid lines (8% metal 
coverage in this study). Joe-met is the J0e component associated with the metalized emitter 
surface (a representative value of 1500 fA/cm
2
 taken from [94]), Joe-pass represents the 
passivated unmetallized emitter surface (measured to be 396 fA/cm
2
 in this study). This 
gave a total Joe of 484 fA/cm
2
. The total saturation current density Jo value was calculated 
from the measured Voc–Jsc values using Equation (2.14), which yielded a Jo value 1140 
fA/cm
2
. Subtracting the Joe (484 fA/cm
2
) from Jo (1140 fA/cm
2
) gave the Job value of 656 
fA/cm
2
 in this 18.3% cell. This detailed analysis reveals that the 18.3% Al-BSF cell has 
very high Joe and Job values that limit the performance of the baseline cell. Consequently, 
we need to improve both front and rear side reduction in order to achieve ~21% 
efficiency. 
 Another approach to extract the emitter saturation current density is to use 
numerical device simulator PC1D. After modeling the cell (Table 4.1), the junction is 
forward-biased at 0.4 V in the dark to obtain the simulated minority carrier current 
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density (Jp) at the edge of the space charge region in the emitter. Then the following 
equation is used to calculate total Joe: 
        
  
   (4.2) 
where V is the applied forward-bias (0.4 V). With this numerical approach, total Joe was 
found to be 528 fA/cm
2
. The simulated Job was 660 fA/cm
2
. There are within 10% of the 
measured values. 
 
4.3 Technology Roadmap to Achieve 21% Efficient Manufacturable Solar Cells 
 After modeling the 18.3% baseline cell, various parameters of the PC1D were 
adjusted to find the shortest cut to 21% efficiency by establishing requirements to 
improve the cell efficiency via technology and cell design innovations. Figure 4.5 shows 
a practical technology roadmap developed in this thesis for driving the efficiency of the 
screen-printed CZ cells from 18.3% to 21%. Based on this roadmap, if emitter formation 
can be improved by using a selective emitter to reduce FSRV from 65,000 to 15,000 
cm/s, while maintaining low contact resistance (FF = 78.5%), then the efficiency can 
increase from 18.3% to 18.8%. If the rear passivation and back contact design can be 
improved to obtain a back surface recombination velocity (BSRV) of 150 cm/s (as 
opposed to 400 cm/s) in conjunction with 93% back surface reflector (BSR), then the 
efficiency can rise to 19.7%. Now if the front metallization can be improved to lower the 
shading loss from 8.3% to 5.8%, then the efficiency can reach 20.2%. If the emitter 
design and front silver paste technology can be improved to contact high sheet resistance 
emitters (~100 Ω/sq as opposed to ~60 Ω/sq), without significant increase in contact 
resistance, then the homogeneous high-sheet-resistance emitter can reduce FSRV from 
15,000 to 10,000 cm/s. Combining this with improved rear surface passivation (BSRV 
from 150 to 100 cm/s) and  the back reflector (BSR from 93 to 96%), can lead to ~20.8% 
efficient cell. Modeling shows that at this point, if the emitter sheet resistance can be 
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increased to 150 /sq, in conjunction with the selective emitter technology and front 
metal shading of ~5.5%, the FSRV can be reduced further from 10,000 to 8,000 cm/s and 
the cell efficiency can reach 21.1%. At this point, optical and electrical confinement of 
carriers is so good that the Si wafer thickness can be reduced from 180 m to 120 m 
without appreciable loss in efficiency. This is a very important benefit of this cell 
structure because the Si wafer accounts for ~35% of the cost of a PV module [95]. 
Therefore, the proposed technology roadmap not only increases cell efficiency from 
18.3% to 21%, but it also leads to cost reduction if thinner cells can be manufactured.  
 
 
Figure 4.5 Technology roadmap to achieve 21% efficient solar cells using a 
combination of industrially feasible technologies. 
 
 In order to accomplish this challenging goal, we divided the cell development into 
two phases: phase-I will raise the efficiency to 20.2% and phase-II will drive to 21%. 
Table 4.2 summarizes the requirements and the model parameters to drive the efficiency 
of Cz Si cell from 18.3% to 20.2% (GEN-I PERC cell) and then to 21.1% (GEN-II PERC 
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printing technology, dielectric passivation, and enhanced optical confinement. The phase-
II of the research will develop the GEN-II PERC cell, which will incorporate a low-cost 
homogeneous emitter, fine line screen printing and improved front and back optical 
confinement, in addition to all the technology innovations in GEN-I PERC cell. Specific 
target for GEN-II cells are: 
 Optimized emitter with lower surface concentration to reduce recombination 
losses and enhance blue response in the emitter while maintain low contact 
resistance. 
 Dielectric surface passivation to reduce the front and rear recombination losses 
(FSRV = 10,000 cm/s). 
 Local rear contacts in rear passivation to reduce contact recombination losses 
(BSRV = 100 cm/s). 
 Optimized rear reflector (BSR = 96%) to enhance optical confinement and 
enhance long-wavelength absorption. 




Table 4.2 Modeling parameters for the 18.3% commercial Al-BSF cell, 20.2% GEN-
I PERC cell, and 21.1% GEN-II PERC cell. 
Cell Parameters 
18.3% 
Baseline Cz Cell 
20.2% 
GEN-I PERC Cz Cell 
21.1% 
GEN-II PERC Cz Cell 
Wafer thickness (µm) 180 180 180 
Base Resistivity (Ω-cm) 2.0 2.0 2.0 
RSERIES (Ω-cm
2
) 0.7 0.5 0.6 
RSHUNT (Ω-cm
2
) 3558 23876 41667 
n2 3.0 2.1 2.2 
J02 (nA/cm
2
) 374 25 20 
Emitter sheet resistance(Ω/sq) SRP (60 Ω/sq) 100 150 












Texture angle (degrees) 54.74 54.74 54.74 
Texture depth (μm) 3.535 3.535 3.535 







tbulk (μs) 250 500 500 
BSRV (cm/s)/J0b (fA/cm
2
) 400/626 150/147 100/97 
FSRV (cm/s)/J0e (fA/cm
2
)  65,000/559 15,000/210 8,000/133 
Rback (%) 70 93 96 
Grid shading (%) 8.3 5.8 5.5 
Modeled VOC (mV) 626 658 670 
Modeled JSC (mA/cm
2
) 37.2 38.6 39.5 
Modeled FF (%) 78.7 79.5 79.7 





 This chapter assesses the efficiency loss mechanisms in the 18.3% efficient 
commercial solar cell via fabrication, detailed characterization, and PC1D device 
modeling program. Device modeling was extended to establish a practical roadmap that 
can attain ~21% efficiency. All the necessary material and device parameters were 
quantified to obtain the efficiency target. Detailed analysis of the  baseline cell indicated 
that we need to reduce FSRV from 65,000 to 15,000 cm/s, BSRV from 400 to 150 cm/s, 
BSR from 70% to 93%, and shading loss from 8.3% to 5.8% in order to raise the 18.3% 
efficiency to 20.2% in phase-I. These requirements can be achieved by technology 
development and innovations related to selective emitter formation, improved dielectric 
passivation, back reflector, local rear contacts, and fine-line printing. Extended modeling 
showed that higher sheet resistance emitter in conjunction with further optimization of 
surface recombination, selective emitter, reflector and shading can raise the cell 
efficiency to 21% in phase-II of this thesis. Following chapters describe the technology 





DEVELOPMENT OF SELECTIVE EMITTER USING A NOVEL 
ION IMPLANTATION TECHNOLOGY 
 
 Most cell manufacturers today use conventional POCl3 diffusion for forming 
homogeneous n
+
 emitter. Selective emitter, with heavy diffusion underneath the grid lines 
and light diffusion in the field, can boost cell efficiency by ~0.5% absolute. However, 
formation of selective emitter by POCl3 tube diffusion adds multiple steps and increases 
cost which mitigates the benefit of high cell efficiency. In this work, ion implantation is 
successfully implemented for the first time for fabricating selective emitter for high-
efficiency Si solar cells without introducing additional steps. This is because ion 
implantation can provide high quality single side patterned diffusion without the need for 
laser edge isolation, masking or phosphosilicate glass (PSG) removal steps. In this 
research, the ion-implants were done at Suniva Inc. using the first commercial implanter 
(Solian tool) for PV applications from Varian Semiconductor Equipment Associates (now 
a division of Applied Materials). Some implants were also done on Varian’s Early 
Learning Tool (ELT). With this ion implanter, the heavy and lightly doped regions for 
selective emitter can be formed in a single implant step on one side of the wafer using an 
appropriate shadow mask during implantation followed by a single high temperature 
anneal. Therefore, compared to the widely used POCl3 diffused homogeneous emitter in 
industry, ion implantation can provide cost-effective selective emitter for high efficiency 
and simultaneously eliminate the two non-value added steps, namely PSG removal and 
laser edge isolation.  
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 In this chapter, five topics are covered. The first section introduces the basics of 
the Solion ion implanter. The second section discussed the annealing mechanism after ion 
implantation. The third and fourth sections describe fabrication and characterization of 
ion implanted emitters, and discuss passivation quality of the implanted selective emitter. 
The final section compares the performance of ion implanted selective emitter cells with 
conventional POCl3 diffused emitter cells. Detailed characterization, modeling and 
analysis of the cells was performed to understand the loss mechanism and benefit of each 
technology innovation.  
5.1 Basics of Ion Implantation 
 Ion implantation has been the dominant doping technique in integrated circuit 
industry for decades because it offers a precise means to introduce dopant impurities into 
the silicon substrate with superior uniformity and repeatability. Due to its ability to 
independently control the dopant profile, the junction depth and the carrier concentration, 
the ion implantation was used to form emitters in crystalline Si solar cells in the early 
1980’s [96-98]. A peak efficiency of 18% was demonstrated on laboratory scale small-
area FZ Si cells [98]. Despite its superior performance, the ion implantation, however, 
did not come into the mainstream of PV manufacturing due to its low throughput and 
high cost. Until recently, a cost-effective ion implantation tool has been developed for 
manufacturing large-area (156 mm) solar cells at a production rate of ~25,000 cells/day 
which is comparable to the dominant diffusion furnace technique in the industry [99]. 
Consequently, ion implantation provides a great opportunity to attain low-cost high-
efficiency Si cells. 
 Figure 5.1 shows the very first production tool called “Solion” developed by 
Varian Semiconductor Equipment Associates for mass production of ion-implanted solar 
cells.  In this research, most ion-implants were done using this commercial tool.  
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Figure 5.1 Varian Solion ion implantation system for the PV application [100]. 
 
 An ion implanter is basically a particle accelerator that produces a highly 
accelerated ion beam that can penetrate into a target silicon substrate. Figure 5.2 shows 
the schematic diagram of Varian Solion ion implanter. The Solion ion implanter consists 
of five main components: the ion source, the mass analyzer, the accelerator, the bean 
shaping and the end station where the silicon wafers are placed for implantation. The 
implanter introduces a dopant impurity into the silicon wafer by creating ions of impurity 
(e.g. boron, phosphorus and other dopants) in the ion source. The ions are then entered 
into the mass analyzer where it filters out unwanted ions by a dual-magnet ribbon-beam 
architecture based on ion mass. The desired ion beam is then accelerated to a preset 
energy by the accelerator. Finally, the ion beam uniformly and parallelly penetrates onto 
the target substrate where the end-station scans and moves the substrate vertically in one 
dimension.   
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Figure 5.2 Schematic diagram of Varian Solion ion implantation system [100]. 
 
 Development of a high quality ion implanted emitter is dependent on the design 
and optimization of the implanted dose, energy and angle. The dose is the total number of 
ion implanted ions per square centimeter. It is well controlled in the implanter by 
monitoring the number of atoms reaching the wafer and then cutting off the ion source 
when the preset level is reached. Generally, the dopant profile produced by ion 
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implantation can be described by a Gaussian distribution (Figure 5.3) and is expressed 
by: 
              
      
 
     
  (5.1) 
where Np is the concentration at the peak of the Gaussian distribution, Rp is called 
projection range where Np is located at the depth of Rp beneath the silicon surface, and 
Rp is called straggle which is the width of the distribution. By integrating the dopant 
concentration over the distribution, one can obtain the total implanted dose that yields a 
relationship between the peak concentration, Np (cm
-3
) and the implanted dose  (cm
-2
): 
    
 
      
       (5.2) 
 
Figure 5.3 Gaussian distribution of dopant for an ion implantation. 
 
 In practice, the ion beam current and implantation time control the dopant 









 was used. Note that the dose measured by the ion implantation system may not be 
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the same as the dose received by the silicon surface due to the textured surfaces of the 
solar cell. Typically the ions incident on a textured surface with an angle ~54.7˚ relative 
to the faces of the textured pyramids. The effective dose on the pyramid surface reduces 
as the cosine of the incident angle (1/cos54.7˚1.73). In other word, the implanted dose is 
distributed over a larger effective surface area provided by the textured surface.  
 The ion energy is a function of the electric field accelerating dopant atoms toward 
the silicon substrate. This energy is proportional to the kinetic energy of the dopant 
atoms. It is typically measured in the unit of electron volt (eV). The higher the ion 
energy, the deeper the ions are implanted into the target substrate, therefore, ion energy 
also controls junction depth. For this research, implant energies between 10 keV and 30 
keV were used. 
 When ion implantation is performed on crystalline silicon, the penetration depth 
of the dopant can be predicted by the theory in Equation (5.1). The phenomenon called 
channeling can occur when the ion beam is parallel to a major crystal orientation in 
which ions can travel unimpeded through channels between silicon atoms in the lattice. 
Channeling can produce a significant tail in the dopant profile, particularly pronounced 
when implanting light dopants (e.g. boron) onto the substrate. To avoid this undesired 
effect, silicon wafers are tilted by 5 to 7 degree with respect to the perpendicular to the 
substrate. Another way to minimize channeling is to convert the silicon into amorphous 
before implantation. The other method to reduce channeling is by implant through a thin 
oxide to randomize the ion directions before entering the target substrate. For this study, 
the silicon wafer was tilted 6 degree before implantation. 
 
5.2 Post Ion Implantation Annealing 
 The primary disadvantage of ion implantation is that the ion bombardment creates 
a lot of damages in the surface lattice, such that this region is no longer a perfect crystal 
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structure but undergoes a certain level of amorphization. In addition, the dopant atoms 
introduced by the implantation create silicon self-interstitials which are electrically 
inactive and can degrade the semiconductor properties, such as carrier mobility. These 
implantation-induced damages must be repaired by annealing at a high temperature. 
During the annealing, solid-phase epitaxy (a transition between the amorphous and 
crystalline phases) takes places utilizing the crystal structure of the undamaged region as 
a template to re-grow the surface region into a perfect crystal. Moreover, the annealing 
step allows the dopant atoms to diffuse into substitutional sites in the silicon lattice. The 
annealing temperature therefore plays a crucial role in dopant activation. The anneal time 
also affects the junction depth and the dopant concentration at the surface region. During 
the annealing, it is possible to grow a thermal oxide on the wafer to serve as surface 
passivation. This oxidation process also influences the diffusion behavior of the dopants. 
Therefore, development of a right anneal condition to form a high-quality ion implanted 
emitter with superior surface passivation in single high-temperature step is a major goal 
in this research to exploit the ability of ion implantation to achieve high performance at 
no additional cost. The positive impact of oxidation on cell performance and emitter 
quality will be discussed in Chapter 6. 
 
5.3 Fabrication and Characterization of Ion Implanted Emitters 
 In this study, several phosphorus implanted homogeneous and selective emitters 
were fabricated to examine the impact of implanted dose and energy on sheet resistance, 
emitter profile and passivation quality. The objective of this task is to study the dose, 
energy and anneal conditions to optimize and establish right conditions for attaining the 
best selective emitter and demonstrate its high quality by emitter saturation current 
density Joe measurement, which is a measure of total recombination (bulk and surface) in 
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the emitter. The passivation quality of in-situ grown thermal SiO2 and PECVD SiNx AR 
coating on an ion implanted selective emitter is studied and compared with the 
conventional POCl3 diffused emitter. 
 To characterize the ion-implanted emitters fabricated in this work, 500 Ω-cm n-
type FZ c-Si wafers were etched first in a heated potassium hydroxide solution (chemical 
formula: KOH) to remove the saw-damage, followed by alkaline pyramid texturing of 







 were implanted on both sides. The samples were 
annealed at 840˚C for 30 minutes in O2 followed by 25 minutes in N2 to remove the 
implantation damage and activate the dopants. The sheet resistance of the samples was 
measured using a 4-point probe, doping profiles were measured by electrochemical 
capacitance voltage (ECV) measurements [101] as a function of depth, and the emitter 
saturation current density Joe was measured using well established quasi-steady-state 
photoconductance (QSS-PC) in which carrier are excited with an appropriate light source 
and the rate of decay of carriers is sensed by measuring the decrease in photoconductance 
[93]. 
5.3.1 Sheet Resistance and Doping Profiles of Ion Implanted Emitters 
 
The sheet resistances of the homogenous emitters formed by using different implant 
conditions used in this study are shown in Figure 5.4 for the 840˚C anneal for 30 minutes 
in O2 followed by 25 minutes in N2. By controlling the dose and energy combinations, 









, 10keV). Clearly the sheet resistance increases with reduced implant 
energy and dose; moreover, the sheet resistance of the implanted emitters exhibits a very 
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tight distribution within a wafer as shown in Figure 5.4. These results demonstrate that 
ion implantation can provide great flexibility in controlling the emitter sheet resistance. 
 
Figure 5.4 Sheet resistances achieved through ion implantation with various 
phosphorus doses and energies. The samples were annealed at 840˚C for 30 minutes 
in O2 followed by 25 minutes in N2. 
 
ECV profiles of the phosphorus implanted emitters after the anneal are shown in 
Figure 5.5. For comparison, an industrial POCl3 diffused 65 Ω/sq emitter is also shown 
on the same figure. Clear differences can be seen in phosphorus surface concentration 
between the industrial POCl3 emitter and implanted emitters. The industrial emitter 




 for up to a depth of 0.05 
µm into the wafer surface while the ion implanted emitters show almost five times 
smaller phosphorus concentration near surface. The high surface concentration of the 
industrial emitter can facilitate the formation of good quality ohmic contact between the 
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Si emitter and commercially available thick-film screen printed Ag pastes. However, the 
high doping also leads to high bulk recombination in the emitter and can also degrade the 
emitter surface passivation quality. To assess the impact of emitter profile and surface 
passivation on recombination, emitter saturation current density Joe for each emitter was 
estimated by using a Sinton WCT-120 Photoconductance Lifetime Tester. The next 
section will discuss the results of this study. 
 
Figure 5.5 ECV profiles of phosphorus implanted emitters and conventional POCl3 
diffused emitter. 
 
5.3.2 Passivation Quality of Ion Implanted Selective Emitter 
Joe is an excellent indicator of emitter quality. Since cell fabrication involves ion 
implantation, anneal, oxidation, SiNx AR coating deposition and contact firing, Joe was 
measured after each heat treatment to track the change in emitter quality and the final Joe. 
Figure 5.6 shows the evolution of Joe of a conventional POCl3 emitter and different ion 
implanted emitters after different cell processing steps. Figure 5.6 shows that the Joe of 
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five 55 Ω/sq to 225 Ω/sq phosphorus implanted emitters which were passivated with a 
~90Å thick in-situ oxide layer grown during the implant anneal at 840˚C in oxygen 
ambient for 30 minute followed by a 25 minute anneal in nitrogen at the same 
temperature. Note that the Joe of all five homogeneous emitters was found to be in the 
range of 60-290 fA/cm
2
 right after the 840˚C implant anneal including oxidation. 
However, Joe showed slight decreases after PECVD SiNx AR coating deposition at 
~450˚C. However, after the simulated contact firing at ~750˚C for few seconds, Joe 
showed a significant reduction. The much higher Joe of the industrial 65 ohm/sq POCl3 
emitter (396 fA/cm
2
) compared to ~100 fA/cm
2
 Joe for the implanted emitters clearly 
shows the superiority of the Oxide/SiNx passivated implanted emitters. It is important to 
recognize that a low dose creates an emitter with low recombination but produces high 
resistive losses due to higher sheet resistance while a high dose does the opposite. To find 
the optimum dose and energy that will minimize emitter recombination, PC1D device 
modeling was used to calculate the performance enhancement from the high sheet 
resistance emitter using the measured profiles, sheet resistance and Joe numbers. It is 
impartment to note that PC1D is a one-dimensional model; therefore, it can only be used 
to model homogeneous emitters with a constant FSRV. The technology roadmap (Figure 
5.7) showed that the combination of the implanted high sheet resistance emitter (~100 
Ω/sq) and superior front surface passivation (FSRV = 15,000 cm/s, Joe ~ 100 fA/cm
2
) can 
provide ~0.5% improvement in absolute efficiency. Conventional 65 Ω/sq POCl3 emitter 
with FSRV = 65,000 cm/s, Joe ~ 480 fA/cm
2
 gave a modeled efficiency of 18.3% 
compared to 18.8% for the oxide passivated implanted emitter. To validate this model, a 






 in the field region (~100 Ω/sq), in conjunction with heavily doped ~50 Ω/sq region 




. In the next 
section, ion implanted selective emitter cells and conventional POCl3 diffusion cells are 
fabricated and compared.  
 
Figure 5.6 Joe comparison of a conventional POCl3 emitter Joe and different ion 
implanted emitters at different process steps.  
 
 
Figure 5.7 Efficiency enhancement resulting from the high sheet resistance emitter 
relative to the conventional 65 Ω/sq. 
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5.4 Experimental Demonstration of Enhanced Performance of Ion Implanted 
Selective Emitter Cell over the Conventional POCl3 Diffused Emitter Cell 
 Large-area ion-implanted selective emitter cells were fabricated on 156 mm 2 cm-
Ω Cz Si wafers. The selective emitter was formed by two in-situ implants. First, the 
entire wafer is implanted with a lower phosphorus dose to create a 100 Ω/sq high sheet 
resistance field region. A proximity mask is then inserted between the wafer and the ion 
beam without removing the wafer, and a second implant follows. Openings in the mask 
define a grid-pattern of heavily doped regions to which the front screen printed contacts 
are aligned. The implant damage is then annealed in a tube furnace. Note that in-situ 
oxidation also helps in contact alignment if this alignment is carried out by pattern 
recognition. Because the oxide grows much faster on the heavily-doped n-type regions, 
the grid pattern is easily visible after oxidation. Figure 5.8 shows an optical microscope 
image of an ion implanted selective emitter cell. Clear contrast between the lightly doped 
field regions and more heavily doped contact regions can be seen for contact alignment.  
 
 
Figure 5.8 Optical microscope image of an ion implanted selective emitter cell after 
SiNx deposition and screen printed front contacts. 
 
 Following the implant anneal, the wafers are sent through a standard PECVD 
SiNx deposition step at~450˚C. Since the passivating oxide under the SiNx contributes to 




the AR effect, a thinner SiNx layer (~500 Å as opposed to 750 Å) is needed which 
enhances the throughput of the PECVD machine. While most selective-emitter strategies 
being attempted or used in production require one to four additional steps [57], the same 
structure is achieved with fewer processing step using our masked ion implantation 
approach because of the elimination of phosphorus glass removal and junction edge 
isolation steps (Figure 5.9).  
 
Figure 5.9 Structures and processing sequences for (a) POCl3 diffused cell and (b) 
ion-implanted selective emitter cell. 
 










) under the grid area for the selective emitter. In-situ thin oxides were grown on the 
front and rear surfaces during the implant anneal and capped with appropriate thickness 
of SiNx coating prior to the screen-printing silver (Ag) grid on the front and back 
aluminum (Al) contacts. Finally both the contacts were co-fired in a belt furnace to form 





 solar cells were fabricated with POCl3 diffused emitter, PECVD SiNx 
AR coating, screen-printed and co-fired front silver (Ag) and back aluminum (Al) 
p(B)-Si (starting wafer)
n+ (P)-Si (ion implantation)
SiNx (PECVD)
Ag  (screen-printed, fired)
SiO2 (thin, thermally-grown)
Al-Si Eutectic (screen-printed, alloyed)






1. Saw damage etch/texture
2. POCl3 diffusion (both sides)
3. Removal of phosphosilicate glass 
4. SiNx deposition on front
5. Print/dry back Ag soldering pads
6. Print/dry back Al contact
7. Print/dry front Ag gridlines
8. Co-fire
9. Laser edge isolation
Processing Sequence
1. Saw damage etch/texture
2. Implant phosphorus on front
3. Anneal implant damage and grow thermal oxide 
4. SiNx deposition on front
5. Print/dry back Ag soldering pads
6. Print/dry back Al contact
7. Print/dry front Ag gridlines
8. Co-fire
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contacts. Figure 5.9 shows the process sequences and structures for POCl3 diffused cell 
(a) and ion implanted selective emitter cell (b). 
Table 5.1 shows the light I-V data for the ion implanted selective emitter cell and 
conventional POCl3 diffused cell. The ion-implanted selective cell structure gave 14 mV 
higher Voc, 0.3 mA/cm
2
 higher Jsc and 0.5 % higher efficiency compared to the traditional 
POCl3 diffused cell. This is entirely consistent with the model calculations in Figure 5.7. 
Figure 5.10 shows a comparison of the internal quantum efficiency (IQE) and reflectance 
data of a POCl3 diffused cell and an ion implanted selective emitter cell with full Al-BSF. 
It is clear that selective emitter cell has a superior short wavelength response compared to 
the POCl3 diffused emitter cell. This again validates the superiority of the ion implanted 
emitter cell because short wavelength is mostly absorbed in the emitter region.  
 













Selective emitter cell 641 37.4 78.5 18.8 





Figure 5.10 IQE and Reflectance of POCl3 emitter cell and ion-implanted selective 
emitter cell with full Al-BSF.  
 
 In order to gain deeper insight into the emitter quality difference, detailed model 
calculations were performed to extract the emitter and base saturation current densities, 
Joe and Job. The modeling results are depicted in Figure 5.11 which reveals that the 
improvement in efficiency results from selective emitter induced decrease in FSRV from 
65,000 cm/s to 15,000 cm/s. The observed improvement in Voc is attributed to the 
reduction in Joe from 559 fA/cm
2
 to 162 fA/cm
2
. The Job of both the cells remains high at 
626 fA/cm
2
. Clearly, the Job is much greater than the Joe in the selective emitter cell 
because the full Al-BSF gives high back surface recombination velocity of ~400 cm/s. 
Consequently, the efficiency enhancement from this point will involve reducing BSRV 
and base recombination. Roadmap established by model calculations in Chapter 4 
showed that the Job needs to be < 150 fA/cm
2
 to achieve ~21% efficient cells. This topic 




Figure 5.11 Analysis of POCl3 diffused emitter and ion-implanted selective emitter 
with Al-local BSF with band diagram 
 
5.5 Summary 
 This chapter demonstrates the potential and superiority of ion implantation to 
simplify the production of selective solar cell structure. It also demonstrates several 
advantages of ion implantation over the conventional POCl3 tube diffusion including 
single side diffusion, in-situ oxidation for superior surface passivation, elimination of 
PSG glass removal and junction edge isolation, precise doping control and novel profiles 
by varying energy, dose and annealing recipes and simplicity of patterned implantation. 
High efficiency screen printed selective emitter cells with efficiency exceeding 18.8% 
was demonstrated at the start of this research when state-of-the-art POCl3 emitter cells 
were 18.3%. The ion-implanted selective cell structure gave 14 mV higher Voc, 0.3 
mA/cm
2
 higher Jsc and 0.5 % higher efficiency compared to the traditional POCl3 
diffused cell. Detailed cell analysis and model calculations revealed that the ion-
implanted selective emitter significantly lowered the Joe from 559 fA/cm
2
 to 162 fA/cm
2
, 
while the Job of the full Al-BSF baseline structure stayed at 626 fA/cm
2
, which limited the 







will require a much lower Job of <150 fA/cm
2
 in conjunction with BSR > 93%. Therefore, 
a more complex cell structure with passivated and local contacts is developed in this 
thesis. Next chapter deals with the design and process optimization for the advanced 





DEVELOPMENT OF HIGH EFFICIENCY LARGE-AREA REAR 
PASSIVATED SILICON SOLAR CELLS WITH LOCAL AL BSF 
AND SCREEN-PRINTED CONTACTS 
 
6.1 Introduction 
 In the previous chapter, a novel ion-implanted selective emitter cell with full Al-
BSF was developed to surpass the efficiency of conventional POCl3 diffused emitter 
cells. The ion implanted emitter raised the efficiency by 0.5 % absolute, from 18.3 % to 
18.8 %, on p-type 239 cm
2
 Cz Si cells. The in-situ high quality oxide passivation during 
implantation anneal lowered the FSRV from 65,000 to 15,000 cm/s. Moreover, the lower 
doping in the emitter decreased the emitter saturation current density to 160 fA/cm
2
 
compared to 560 fA/cm
2
 for the POCl3 emitter cell. However, PC1D device modeling 
and analysis (Chapter 4) revealed that the full Al-BSF cell has very high back surface 
recombination velocity (> 400 cm/s) and low back surface reflectance (~ 70%). 
Therefore, this chapter presents the understanding and development of a process 
sequence that incorporates single-side texturing, optimized front and back oxide/nitride 
surface passivation, appropriate surface finish, and optimally designed local Al back 
surface field and contacts to overcome the shortcomings of the full area Al-BSF cells. 
This chapter highlights the importance and optimization of wet chemical etching process 
for the rear side planarization, which was studied as a function of surface roughness, light 
trapping and surface passivation quality. The second part of this chapter addresses the 
optimization of the oxide thickness and its correlation with surface roughness. This was 
examined by implied Voc, oxide charge (Qox) and interface state density or quality (IQF) 
measurements. This was crucial for eliminating the rear parasitic shunting caused by 
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inversion layer formation which can short or connect the local contacts. The rear 
dielectric layer not only needs to provide high quality passivation but should also contain 
a moderate positive charge density or a high negative charge density to avoid the 
formation of an inversion layer underneath the oxide. In addition, formation of a high 
quality and uniform local BSF through the dielectric is also important for preventing the 
parasitic shunt because BSF tends to become thin around the contact [102]. Finally, a 2-D 
model is used to optimize the design, size and spacing of rear point contacts to minimize 
the combined effect of resistive and recombination losses. 
 
6.2 Low-Cost Technology Developments to Achieve High Efficiency PERC Cell 
with Local BSF  
 Production size 239 cm
2
 Si cells were fabricated on 160 μm thick p-type boron 
doped Cz wafers with a base resistivity of 2.5 Ω-cm. Figure 6.1 shows the structure of 
our PERC or Delta-STAR cell, which has local Al BSF through a passivating rear 
dielectric. This structure gave cell efficiencies of 20% in our lab on 4 cm
2
, p-type boron 
doped FZ silicon wafer with screen-printed contacts [103, 104]. However, several process 
modifications had to be performed to achieve high efficiency on commercial grade 239 
cm
2
 Cz Si wafers. 
 First, a process sequence was established to make this structure and then process 
development and optimization was carried out for each layer to achieve desired 
properties. The proposed fabrication process begins with saw damage removal in a heated 
KOH solution followed by alkaline texturing of both sides of the silicon wafers. To 
investigate the effect of rear surface roughness on the cell performances, one side of the 
wafers was planarized using different combinations of alkaline solution, etching time and 
process temperature. In-situ thin oxides were grown on both surfaces during the selective 
emitter implant anneal which produces 100 Ω/sq emitter in the field and 50 Ω/sq 
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underneath the grid. To investigate the impact of dielectric thickness on the rear 
passivation, three different oxide thicknesses in the range of 40-110 Å were grown at 840 
ºC and analyzed by a combination of C-V measurements and cell parameters. A PECVD 
SiNx film was deposited on the front and rear side to cap the oxide. Then a UV laser (355 
nm wavelength with nanosecond pulse width) was used to open vias through the rear 
dielectric stack. Finally Ag grid was screen-printed on the front and low frit Al on the 
rear dielectric followed by co-firing in a belt furnace. Notice that the cell had no 
solderable back pads. Following sections describe technology development associated 
with each step.  
 
 
Figure 6.1 Structure and process sequence of Delta-STAR cell with rear dielectric 
passivation and point contacts. 
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6.3 Understanding and Development of Planarized Back Surface Finish for High 
Quality Rear Side Passivation 
 The effect of surface roughness of the planarized rear surface was studied using 
confocal laser microscopy and the long wavelength reflectance measurements. The 
dielectric passivation was monitored by effective minority carrier lifetime measured by 
Sinton’s QSS-PC method [89]. The oxide charge design (Qox) and interface quality factor 
(IQF) were extracted from the contactless C-V measurements using a SemiTest SCA-
2500 surface charge probe measurements [105]. 
 The Taguchi method was used to design the experiments instead of having to test 
all possible combinations. The Taguchi method uses orthogonal arrays to organize the 
parameters that affect the process and the levels at which they should be varied. This 
allows identification of parameters that have most affect on process quality with a 
minimum amount of experimentation, thus saving time and costs. The detail information 
regarding the Taguchi method could be found in the textbook [106]. 
  
6.3.1 Development and Control of Low-Cost Chemical Etching to Achieve Desired 
Surface Roughness  
 According to the model calculations, a BSRV of ~100 cm/s and BSR of ≥ 95% 
are required to get up to 21% efficiency. This requires some degree of planarization of 
the back surface. Silicon can be planarized perfectly by polishing but that is a very 
expensive. Therefore, we decided to develop a simple chemical etching process to 
planarize the back. A detailed study was conducted to establish what degree of 
planarization is required and how to achieve it by simple manufacturable chemical 
treatment. 
 The experiments were carried out according to the design matrix shown in Table 
6.1. The parameters of the alkaline texturing process consist of process temperature, 
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etching time, and alkaline concentration. The process temperature was varied between 
65°C and 80°C; the etching time ranged between 4 minutes to 15 minutes; and alkaline 
(KOH) concentration was varied between 9% to 17%. The 1’s in the parentheses in Table 
6.1 represent the low level of each process parameter, whereas 2’s represent the high 
level of each process parameter. 
 
Table 6.1 L4 table of surface roughness experiment 
Recipe Concentration (%) Time (min) Temperature (°C) 
A 9 (1) 4 (1) 65 (1) 
B 9 (1) 15 (2) 80 (2) 
C 17 (2) 4 (1) 80 (2) 
D 17 (2) 15 (2) 65 (1) 
 
 Figure 6.2 shows the SEM images and confocal laser microscopy of various 
alkaline etched surfaces in this study. Four alkaline etching recipes resulted in average 
surface roughness 0.746 µm, 0.496 µm, 0.317 µm, and 0.205 µm, respectively. Textured 
back surface with no planarization treatment gave 1.3 µm surface roughness. The 
roughness of the etched surfaces was calculated according to an arithmetic average of the 
deviation from the mean height roughness according to the following equation 
    
 
 
     
 
   
 (6.1) 
where Ra is the arithmetic average of the absolute values of height yi and n is the 
sampling points over an evaluation area of 258 µm  258 µm. 
 As can be seen in the confocal profiles and SEM images in Figure 6.2, the choice 
of planarization process and conditions can significantly affect the roughness of the final 
surface. A nearly flat surface was obtained using Recipe D which gave average roughness 
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of only 0.205 µm. These mean values of surface roughness and the relevant process 
parameters were then used to conduct the main effect analysis by the Taguchi method in 
order to obtain the optimal process conditions.  
 
 
Figure 6.2 SEM images and confocal laser microscopy profiles of different alkaline 
etched surfaces. Average roughness is in unit of micrometer. 
 
 Taguchi analysis of the roughness data in this work was carried out using 
MINITAB [107], a commercial statistical software. Figure 6.3 shows the main effects 
plot for each process parameter. The horizontal axis of the plot represents low (1) and 
high (2) levels of each process parameter while the vertical axis represents the average 
surface roughness. The data shows that the etching time is the most effective process 
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parameter to achieve the smallest value of the surface roughness, whereas the process 
temperature and alkaline concentration are the second and the third ranked process 
parameter to planarize the wafer surface. According to the Taguchi analysis, the optimal 
process parameters for a nearly smooth include long etching time (15 minutes), high 
process temperature (80 ºC) and high alkaline concentration (17%). Next step was to 
determine the impact of surface reoguness on oxide passivation quality and establish that 
at best planarization process can attain the desired BSRV value (~100 cm/s).  
 
 
Figure 6.3 Mean effect plot of the Taguchi analysis. 
 
6.3.2 Impact of the Rear Surface Roughess on Surface Passivation Quality 
 It is well known that surface finish can have a huge impact on the oxide quality, 
Qox and Dit. Therefore, a study was conducted to evaluate the oxide passivation quality of 
the chemically etched surfaces. The effective lifetime of symmetrical Cz samples (oxide-
Si-oxide) was measured to study the impact of surface roughness on the surface 
passivation quality. Study was conducted on 180 µm thick 2.5 Ω-cm p-type Cz wafers. 
























Concentration (%) Time (min)
Temperature (C)
Main Effects Plot (data means) for Means
 95 
a heated KOH solution using Recipe D, which is the smoothest surface (0.205 µm). 
Second set of wafers was etched for 25 min to reduce the surface roughness further. In 
addition, two commercial, inline, wet chemical etching processes from commercial 
venders were included for comparison. The fifth set involved as-textured wafers with no 
planarization treatment for reference. 
 Figure 6.4 shows the resulting surface morphology and surface roughness of the 
five sets of samples measured by conforcal microscopy. As textured, longer KOH etching 
time (≥15 min) convert the as-textured wafer surface to nearly polished; however, 
increasing the etching time (25 min) did not alter the surface finish appreciably beyond 
15 min. These oxidized samples were subjected to SiNx coating deposition and screen 
print firing simulation to be consistent with the cell processing sequence. 
 
 
Figure 6.4 Surface roughness measured by confocal microscopy after different 
etching processes. 
 
 The effective lifetimes were measured on all five sets after planarization, thermal 
oxide growth, silicon nitride capping and simulated contact firing at ~750˚C on 
symmetrically passivated Cz Si wafers. The corresponding surface recombination 
velocities were calculated from the effective lifetimes [21] and are plotted in Figure 6.5. 
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Following well known equation was used for surface recombination velocity (Seff) 
calculation [93]. 





    
 
 
     
  (6.2) 
where  
eff : measured effective lifetime 
bulk: bulk lifetime 
Seff: effective surface recombination velocity 
W: wafer thickness  
 The results show that the effective surface recombination velocity (Seff) of as-
grown oxide passivated samples decreases with the decrease in surface roughness. After 
the PECVD-SiNx coating, the Seff decreased sharply for all the samples. Finally, Seff 
changed only slightly after the high-temperature contact firing process ~750 ºC, which 
demonstrates the good thermal stability of the oxide/SiNx surface passivation stack 
developed in this work. It is worth noting that after the PECVD SiNx coating and firing 
process, there is no consistent relationship between the effective lifetime and the surface 
roughness. This could be explained by effective hydrogenation of the interface states or 
by the presence of an inversion layer induced by the high positive charge density in 
PECVD SiNx. Both effects can help surface passivation but the latter can be detrimental 
for cells because it can lead to parasitic shunting. In order to gain better insight, complete 
solar cells were fabricated and evaluated in the following section.  
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Figure 6.5 Calculated surface recombination velocities of symmetrically passivated 
Cz Si samples with different surface roughness. 
 
6.3.3 Impact of the Rear Surface Roughness on PERC Cells 
 To study the impact of surface roughness on cell efficiency, PERC or Delta STAR 
solar cells were fabricated using four planarizing etching recipes (A to D), in addition to 
the textured back surface with no planarization. Oxide thickness was ~90Å. The cell I-V 
characteristics are listed in Table 6.2. All other process parameters were kept the same. 
The highest cell efficiency (19.2%) was achieved on the smoothest surface with Recipe D 
and the textured back surface gave the lowest efficiency (17%). Table 6.2 also shows the 
cell data for the baseline cell with full Al-BSF with no dielectric passivation. Recipe D 
gave an open circuit voltage (Voc) gain of above 17 mV compared to the baseline full Al-
BSF cell and the difference in Voc was only 5 mV for cells with surface roughness of 
0.205 and 0.746 µm. It is important to note that the textured back surface performance 
below the baseline cell with a significant reduction in FF.  
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 Notice that the highest short circuit current was obtained for Recipe A. This is 
because smaller amount of silicon surface is etched by Recipe A, resulting in slightly 
thicker (175 µm) cell which absorbs more photons relative to Recipe D which gave 150 
µm thick cell. Finally, the increase in the fill factor with decreasing surface roughness 
had the biggest impact on efficiency. This is attributed to parasitic shunt effect which 
lowers the FF due to the leakage from the back surface [13] 
   
Table 6.2 IV results of Cz-Si Delta-STAR cells with differently etched rear surfaces 

















A 0.746 650 38.4 75.7 18.9 
B 0.496 652 38.1 76.4 19.0 
C 0.317 651 38.1 76.3 18.9 
D 0.205 655 38.1 76.8 19.2 
Double side Texture 1.301 646 37.1 74.8 17.9 
Al-BSF NA 638 37.0 78.8 18.6 
 
6.3.4 Impact of the Rear Surface Roughness on Light Trapping 
 Besides a BSRV of 100 cm/s, a BSR value of ~95% is required for 21% cells 
(Figure 4.5). Therefore, in this section, we evaluated the impact of surface finish on BSR. 
In order to assess the impact of rear surface roughness on light trapping and back surface 
reflectance, escape reflectance measurements were performed in the long wavelength 
range ( > 1000 nm). Higher escape reflectance is indicative of superior BSR, which could 
give added boost in Jsc. Figure 6.6 shows the long wavelength reflectance for the different 
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surface roughnesses. The escape reflectance of full Al-BSF cell is also shown in the 
figure for comparison. It can be seen that the smoothest surface (Recipe D) has the 
highest escape reflectance while for full Al-BSF cell has the smallest escape reflectance. 
The planarization study highlights the importance of having an optimized rear surface as 
it affects all I-V parameters and the optical performance of the solar cell. PC1D device 
modeling program was used to extract the BSR value by matching the calculated and 
measured escape reflectance. The analysis gave a BSR value of ~70% for the 
conventional full Al-BSF cell and ~93% for the Recipe D cell. Notice that cell D has 0.3 
mA/cm
2
 lower current compared to cell A, in spite of superior BSR. This is because cell 
D is 20 µm thinner than cell A, which results in ~0.5 mA/cm
2
 less in Jsc, otherwise cell D 
would have been even higher than 19.2%. In conclusion, planarization recipe D 
developed in this research is capable of giving BSRV of ~100 cm/s and BSR of ~93%. 
 
 


























6.4 Development of a Low-Cost Dielectric Stack for Effective Rear Surface 
Passivation and Reflector of PERC Cell 
Thermally grown silicon dioxide has been extensively investigated for the surface 
passivation of solar cells. Surface passivation is generally a function of surface and oxide 
thickness. Therefore, in an effort to improve surface passivation in this section, we have 
studied the combined effect of the rear surface roughness and oxide thickness on surface 
passivation. This is done by using surface morphologies developed in the previous 
section in combination with three different oxide thicknesses in the range of 40-110 Å. 
The fixed oxide charge and interface quality factor (which is proportional to the density 
of interface state) were measured since they are the key to the performance of dielectric 
passivated local Al-BSF solar cells. A low density of interface state gives superior 




) also improves the 
passivation quality but brings an increased risk of parasitic shunting if charge density 
becomes too high to form an inversion layer at the silicon/dielectric interface. Therefore, 
optimizing the back dielectric that can provide good passivation without shunting the 
finished cell was an important task in this thesis. The dielectric passivation was 
monitored by using the Sinton’s QSS-PC tool on a symmetric test structure on a p-type 
~2 Ω-cm Cz Si wafer. The combined effect of the oxide thickness and surface roughness 
on passivation quality is also investigated on advanced cells.  
6.4.1 Measurement and Analysis of Fixed Oxide Charge and Interface Quality 
Factor in Thermally Grown Back Oxides  
To examine the effect of oxide thickness on passivation, three different oxide 
thicknesses were grown on wafers with mirror-polished surface. The oxidations were 
carried out in dry oxygen ambient with 3% dichloroethene (DCE) at 840ºC. Oxidation 
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times were 5 minutes, 30 minutes and 55 minutes which resulted in 40 Å, 90 Å and 110 
Å thick thermal oxides. The oxide thicknesses were measured with an ellipsometer.  
To understand the passivation properties of these oxides, the density of the fixed 
oxide charge (Qox) and interface states (Dit) were extracted by contactless C-V 
measurements using a SemiTest surface charge analyzer (SCA-2500). The interface state 
density for our samples was outside the measurement range of the SCA-2500, which in 
such situations, provides an interface quality factor (IQF) instead of Dit to characterize 
the interface. IQF is given by 
     
     
    
 
 
    
     
   
 (6.3) 
which is related to the interface state density by 
     
  
    
        (6.4) 
The parameters used in Equation (6.3) and (6.4) are defined as follows: 
                      
                                
                                    
                          
                          
                             
 
The IQF lies between 0 and 100. A value of 0 represents a perfect interface while a 
value of 100 represents the worst interface between silicon and silicon oxide. A detail of 
description of the theory behind the SCA-2500 measurements can be found in [105]. 
Figure 6.7 shows the Qox and IQF for the three oxides grown in this study. The thicker 
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oxide gave a higher fixed oxide charge density and lower interface factor, both are good 
for passivation. Modestly high fixed oxide charge results in good field-effect 




 ) may cause inversion at 
the dielectric/silicon interface and lead to a parasitic shunt [13].  
 
 
Figure 6.7 Dielectric charge, and interface quality factor as a function of rear oxide 
thickness. 
 
6.4.2 Surface Passivation Quality of Thermally Grown Rear Oxides 
In order to quantify the quality and thermal stability of the oxide layers, symmetric 
test structures were fabricated to measure effective lifetime (Figure 6.8). Double-side 
textured wafers were planarized by etching for 15 min at 80˚C (Recipe D in previous 
section) followed by thermal oxidation to passivate both sides of the wafer. The oxide 
layers were then capped with a 500 Å thick PECVD SiNx layer and subjected to a high 
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Figure 6.8 Schematic of test structure used for lifetime measurements. 
 
Figure 6.9 shows the change in surface recombination velocity for the 90 Å oxide 




    
 
 
     
 
     
 
 (6.5) 
where      and       are the effective and bulk lifetime, measured by QSS-PC and  is 
the wafer thickness. The Seff value for the as-grown 90 Å oxide was 187 cm/s which 
reduced to 122 cm/s after the SiNx deposition and increased slightly to 136 cm/s after 
the firing process. Note that this is more than a factor of three smaller than the BSRV 
value of 400 cm/s for the full Al-BSF baseline cell. This should lead an to appreciable 





Figure 6.9 Change in surface recombination velocity of un-metalized dielectric 
passivated sample. 
 
6.4.3 Fabrication of Screen-Printed Dielectric Back Passivated Solar Cells 
After establishing the thermal stability of the oxide/nitride stack, a study was 
conducted to find the best combination of surface roughness and oxide thickness for cell 
performance. Two different surface finishes were prepared using recipes A and recipe D 
(Table 6.1) and the above three oxides were grown on the back surface and capped with 
SiNx film. Complete Delta STAR cells were fabricated and analyzed using the process 
sequence described earlier in Section 6.2. Table 6.3 shows that 19.4% efficient Delta-
STAR cells (239 cm
2
) were achieved on 2.2 Ω-cm Cz Si with smoother rear surface and 
90Å SiO2/PECVD SiNx stack. Both the surface morphology and the oxide thickness were 
found to be important. In general, thicker dielectric and smoother surface provide better 
passivation. In addition, a thicker oxide reduces the sensitivity to surface roughness. Note 
that 90 Å oxide gave the best cell performance because thicker back oxide results in 
much thicker front oxide (oxide grows much faster on n
+
 Si than p-Si) which affects the 
anti-reflection coating on the front and lowers the short circuit current. Therefore, 
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PECVD SiNx on the front needs to be optimized to gain the full benefit of high quality 
rear-surface passivation with a thicker oxide. Detailed optical modeling is performed later 
on (Chapter 8) to tailor the SiNx thickness to achieve best back passivation as well as low 
front surface reflectance.  
 
Table 6.3 IV results of Cz-Si Delta-STAR cells with differently etched rear surfaces 


















rough 640 37.6 74.6 18.0 
smooth 641 37.7 76.0 18.4 
90 
rough 652 38.4 77.0 19.3 
smooth 656 38.1 77.8 19.4 
110 
rough 644 38.1 77.3 19.0 
smooth 643 37.9 76.7 18.7 
 
6.4.4 Quantitative Understanding and Analysis of Screen-Printed Dielectric Back 
Passivated Solar Cells 
 In order to explain the difference between baseline and PERC cells quantitatively, 
reflectance and IQE measurements were performed on an 18.6% efficient full Al-BSF 
cell and a 19.3% efficient local BSF cell passivated with a 90 Å thick rear oxide. It is 
clear that dielectric back passivated Delta-STAR cell has much higher BSR and lower 
BSRV, as indicated by higher escape reflectance (λ > 1000 nm) and long wavelength IQE 
(λ > 900 nm) response in Figure 6.10. PC1D modeling was used to match of the 
experimental I-V and IQE data to extract BSRV and BSR values. This analysis revealed a 
significant increase in BSR value from 71 to 93% and a substantial decrease in BSRV 
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from 400 to 130 cm/s. It is important to note that an excellent match was achieved 





 was used, which is consistent with the measured oxide charge density. 
 
Figure 6.10 IQE and reflectance comparison of Delta-STAR and Al-BSF cell. (Solid 


















19.3% LBSF Cell- PC1D:S=130 cm/s, BSR=95%, 
FF=0.770
LBSF Cell -Measured
18.6% Full Al BSF- PC1D: S=310 cm/s, 
BSR=71%, FF=0.788
Full Al BSF Cell -Measured
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6.5 Design optimization and Fabrication of Local Contact through Back 
Dielectric Stack for Achieve High Efficiency 
The above cells were fabricated with 130 µm × 130 µm vias with a pitch of 800 
µm which was found to be the source of low FF (77.0%) in the 19.3% cell. Therefore, we 
followed the guidelines established by Meemongkolkiat [13] using a 2-D device model to 
establish the right combination of the rear contact spacing and opening for the vias. The 
solar cell efficiency, Jsc, Voc and FF values were calculated by Meemongkolkiat [13] as a 
function of contact spacing and SRV values for 75 µm and 150 µm wide square shaped 
contacts. Simulations showed that the optimal spacing is smaller for a smaller contact 
width and the optimal spacing increases with the increase in the effective SRV at the p-
p+ interface recombination. This is because optimal spacing is the result of the 
competition between the resistive and the contact recombination losses [13]. Increasing 
the spacing increases the resistive loss but decreases the contact recombination, which in 
turn increases the series resistance and Voc but lowers the fill factor. His calculations gave 
an optimal spacing of 500 µm for the 150 µm × 150 µm square openings for a good 
passivation. Figure 6.11 shows the corresponding experimental data generated in this 
research for ~130µm × 130 µm vias as a function of spacing. Consistent with the model, 
the best cell performance of 19.6% was achieved at 500 µm spacing for our cells with a 




. Table 6.4 shows the cell data of several 
19.3% to 19.6% efficient Delta STAR cells fabricated with the optimized parameters, 
namely 0.205 µm surface roughness, 90 Å oxide thickness, and 500 µm spacing for 130 




Figure 6.11 Experimental data for 239 cm
2
 Delta-STAR cells with 130 µm contact 
width and various contact spacing. Each contact spacing contains five cells. 
 











S-1 656 38.5 77.8 19.6 
S-2 654 38.3 77.7 19.5 
S-3 654 38.2 77.0 19.3 
S-4 654 38.5 77.2 19.5 
S-5 655 38.3 77.6 19.5 
S-6 655 38.2 77.2 19.3 
S-7 655 38.6 77.4 19.6 




 This chapter shows quantitatively that back surface finish, rear oxide thickness, 
dielectric charge and interface quality, and local BSF design, all play an important role in 
providing excellent back passivation without parasitic shunting. This know-how was 
applied to fabricate cells with all the optimized parameters, namely 0.205 µm surface 
roughness, 90 Å oxide thickness, and 500 µm spacing for 130 µm wide square contacts. 
This resulted in 19.6% efficient, 239 cm
2
 screen-printed Cz Si solar cells with the Voc of 
656 mV, Jsc of 38.5 mA/cm
2
 and FF of 77.8%. This rear dielectric passivation and contact 
scheme improved the BSR value form 70% to 93% and lowered the BSRV from 400 to 
130 cm/s relative to the full Al-BSF reference cell. This was one of the highest efficiency 
screen-printed 239 cm
2
 p-type LBSF Cz Si solar cells in 2011.  
 Model calculations in Chapter 4 showed that the gridline shading must be less 
than ~6% for achieving ~21% efficiency target. Therefore, the next chapter will focus on 
the implementation of a novel fine-line direct printing technology that provides narrow 




IMPLEMENTATION OF A NOVEL FINE-LINE DIRECT 
PRINTING TECHNOLOGY TO ACHIEVE HIGH EFFICIENCY 
PERC CELLS 
 
Screen-printed silicon solar cells currently dominate the commercial market 
because of their simplicity and lower manufacturing cost. However, commercial screen-
printing technology poses some limitations for higher efficiency cells. The primary 
disadvantages are wider lines (which increases shading loss and reduces the short-circuit 
current) and lower aspect ratio (which increases grid line resistance and lowers FF). In 
addition, screen-printing introduces stress during printing due to physical contact with 
squeeze and screen which can break thin wafers.  
Therefore, this chapter investigates a novel, non-contact, direct printing 
technology that results in narrow lines and high aspect ratio. This technology was 
developed by nScrypt Corporation and is similar to extrusion printing where the paste is 
applied through a nozzle to write the grid pattern without the use of screen. The 
performance of advanced cells with direct printing and screen printing are compared. 
Detailed modeling and analysis is performed to determine the components of series 
resistance in the screen-printed and direct printed cells. Finally, grid modeling is 
extended to optimize the grid design this non-contact printing technology to get the 
maximum benefit of fine lines. 
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7.1 Introduction to Direct Printing Technology 
 In the study, a novel nScrypt direct printing technology was used for printing the 
front grid lines of the PERC solar cell. This technologies is now well documented in the 
literature [108, 109] and is similar to extrusion printing with no direct contact between 
the dispersive tip and the wafer. This section highlights few key features of the direct 
printing technology relevant to this thesis. The nScrypt direct printing technology is 
based on the micro-dispensing method that passes the screen printable paste through a 
micro nozzle for printing the gridline. Figure 7.1 shows the schematic drawing of nScrypt 
SmartPump
TM
 valve which has the ability to dispense material with wide range of 
viscosities from 1 centipoise (cps) to several million cps. Thinner liquids, such as water, 
have lower viscosities, while thicker liquids like oil have higher viscosities. Typically the 
conductive silver paste used in the direct printing technology is modified to have a high 
viscosity in order to improve the resolution and accuracy of printing. The nozzle has been 
optimized to a conical shape which reduces the pressure needed to extrude the highly 
viscous conductive pastes, thus the flow rate can be increased at the same pressure level 
as compared to standard tubing tip. The paste is transferred from a cartridge by applying 
positive pressure through the material-flow inlet into the valve. When dispensing starts, 
the valve opens and then the paste flow through the nozzle onto the Si substrate. The 
open and close of the valve is controlled by the position of the valve rod in the center of 
the SmartPump
TM
 assembly. The flow rate of the paste is governed by the rhoelogy of the 
paste, the feed-in pressure, the valve opening, the nozzle size and the dispensing gap 
between the nozzle and the substrate. 
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Figure 7.1 Schematic drawing of nScrypt SmartPump
TM
 valve assembly [108]. 
 
 An nScrypt 3Dn-450 Direct-Printing lab-type tool integrated with the 
SmartPumpTM, and a high precision and high speed motion platform was used for the 
front side metallization process. The working stage can fit production size silicon solar 
cells. The grid pattern designed in the CAD software was imported into the computer 
system in a DXF formant. The system compiles several types of commands to control the 
printing process. A set of printing parameters, such as printing gap, air pressure, valve 
opening, and motion speed can be programmed into the computer system.  
Figure 7.2 shows the schematic illustration of the direct printing (non-contact) 
process. The modified silver paste is fed into the pump. By controlling the positive 
pressure, the nozzle dispenses the paste directly on the silicon substrate. The positive 
pressure is created by compressed air with high resolution of 0.1 psi. The gap between 
the nozzle and the wafer surface is more than 75 µm which is tolerable for any cell 
thickness and any surface roughness. Note that the nozzle does not contact with the wafer 
surface, therefore, the high aspect ratio grid line can be formed by this novel printing 
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technology. To meet the requirement of mass production in the solar industry, multi-
nozzle head and its array is being developed in nScrypt Inc. 
 
Figure 7.2 Schematic drawing of direct printing for gridline printing [108]. 
 
7.2 Experimental Demonstration of Efficiency Enhancement from Direct 
Printing Technologies 
Commercial size 239 cm
2
 Si cells were fabricated on 160 μm thick p-type boron 
doped Cz wafers with a base resistivity of 2.5 Ω-cm. Figure 7.3 shows the structure of the 
PERC cell with local Al-BSF, which gave cell efficiencies of ~19.6% with conventional 
screen-printed contacts in Chapter 6. At that time (2012) in this research, the width of the 
front screen-printed lines was about 100µm, resulting in ~8% shading. Our technology 
roadmap in Chapter 4 showed that gridline shading needs to be ≤ ~6% for achieving 
~21% efficient cells. 
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Figure 7.3 Structure and process sequence of Delta-STAR cell with rear dielectric 
passivation and point contacts. 
 
7.2.1 Fabrication and Comparison of PERC Cells with Screen-Printing and 
Direct-Printing Technologies 
 The fabrication process begins with saw damage removal in a heated potassium 
hydroxide solution (chemical formula:KOH) followed by alkaline texturing of both sides 
of the silicon wafers. Front side of the wafers was protected by a dielectric while the back 
side was planarized using alkaline solution. In this study selective emitter was formed by 
ion implantations. First, the entire wafer was implanted with a lower dose to create the 
high sheet resistance field region. A proximity mask was then inserted between the wafer 
and the ion beam without removing the wafer, and a second implant followed. Openings 
in the mask define a grid-pattern of heavily doped regions to which the front screen 
printed contacts are aligned. The implant damage was annealed in a tube furnace. 
Implantation energy, dose and anneal conditions were selected to achieve 100 Ω/sq sheet 
resistance in the field and ~50 Ω/sq under the grid area of the selective emitter. In-situ 
thin oxides was grown on the front and rear surfaces during the implant anneal and 
capped with appropriate SiNx coating prior to forming the screen printed contacts. A 
 115 
laser was used to open vias through the rear dielectric stack followed by either screen 
printing or direct printing of Ag grid on the front. A commercial Al paste with lower frit 
content was screen-printed on the rear of all the wafers. Finally both the contacts were 
co-fired in a conventional belt furnace to form the grid contact on the front and a local 
Al-BSF in the rear.  
Conventional screen-printing was performed using DuPont PV 17X paste and a 
semi-automated ASYS printer. The screen-printed Ag grids were formed using a high 
tension (> 30 N), 290 mesh steel wire screen with 0.8 mil emulsion thickness and 80 µm 
gridline openings. For the 100 Ω/sq sheet resistance and 239 cm
2
 cell area, 74 gridlines 
with three busbars were applied, resulting in an average gridline width of 100 µm and 
height of 28 µm. 
For the direct printing technology, first the three busbars were screen printed. 
Then, at nScrypt, the gridlines were directly printed over the busbars using a pen tip with 
only 50µm orifice. Since the expected line width was ~55µm, grid model calculations 
[17, 110] revealed that 83 lines are optimum for direct printing technology. Therefore, we 
printed some cells with 74 as well as 83 lines using a version of PV17X modified for 
direct printing. The gap between the pen tip and the silicon wafer was more than 75µm, 
and the material feed-in pressure was less than 100 psi. The programmed printing speed 
was more than 200mm/s. The method for contact co-firing employed fast temperature 
ramping and short dwell time at the Ag grid sinter point to foster low Ag/Si contact 
resistance and promote formation of uniform Al back surface field [111].  
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7.2.2 Impact of Novel Direct-Printing Technology on PERC Cell Performance 
Generally, fewer lines result in reduced shading loss but that can lead to higher 
sheet resistance loss because carriers have to travel more distance to be collected by the 
grid. That is why we fabricated direct printed cells with 74 gridlines as well as 83 
gridlines, compared to reference screen printed cells with 74 gridlines. The I-V 
characteristics for all three cells are listed in Table 7.1. The light I-V data represents an 
average of the best five solar cells for each condition. The cell efficiency of 20.2% was 
achieved using direct printing of 83 gridlines compared to 19.7% screen printed cells 
with 74 lines. The 20.2% direct printed cell had a Voc of 657mV, Jsc of 38.4 mA/cm
2
 and 
FF of 80.0%, indicating an improvement in Voc, Jsc, FF (Table 7.1). Short-circuit current 
is improved because of less shadowing loss compared to conventional screen printed 
cells, and FF and Rs are improved because of optimized grid design. Notice that the open-
circuit voltage was higher for direct printing partly because reduced metal coverage 
results in reduced carrier recombination in the emitter and lower emitter saturation 
current (Joe). Note that the direct printed cell with unoptimized 74 grid lines gave an 
efficiency of only 19.6% due to higher series resistance and lower FF. This study 
highlights the importance of fine line printing and optimization of grid design for the fine 
line printing. In summary, an approximately 0.5% improvement in absolute conversion 






Table 7.1 Average I-V parameters of solar cells with screen-printed and direct-








Voc (mV) 655 655 657 
Jsc (mA/cm
2
) 38.1 38.6 38.4 
FF(%) 78.7 77.7 80.0 
Eff. (%) 19.7 19.6 20.2 
Rs (Ω-cm
2
) 0.76 0.87 0.44 
Rsh (Ω-cm
2
) 18161 6577 23876 
Line Width (µm) 100 55 55 
Line Height (µm) 28 38 38 
Grid Shading (%) 7.6 5.5 5.8 
 
7.2.3 Detailed Characterization and Series Resistance analysis of Direct Printed 
Contacts 
Figure 7.4 shows representative Keyence microscope images of both screen-
printed and direct printed PV17X gridlines. The microscope allows three dimensional 
imaging of gridlines, which visually contrasts the aspect ratios of the different printed 
method. The height-to-width aspect ratios of the screen-printed and direct printed 
gridlines are 0.28 and 0.69, respectively. Screen printed lines were 100µm wide and 28 
um tall, while the direct printed lines were 55µm wide with a 38µm height.  
Using the method of Meier, et al. [112], total series resistance (Rs) was broken 
down into six components: busbar, gridline, Ag/Si contact, sheet resistance, bulk Si, and 
back contact (Figure 2.10). Each component of Rs is listed in Table 7.2 for the three cells: 
(a) screen printed cell with 74 lines, (b) direct printed cell with 74 lines, (c) direct printed 
cell with optimized 83 lines. Note that the sum of components agrees well with the total 
Rs obtained from the light I-V measurements (Table 7.1). Notice that the direct printed 
grid pattern with 74 lines gave higher grid line resistance than the screen printed cell. 
Therefore, in spite of the gain in Jsc, efficiency did not increase. However, the direct 
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printed with optimized 83 lines gave much smaller sheet resistance and gridline 
resistance loss compared to the screen printed patter. This led to an appreciable decrease 
Rs (0.44 Ω-cm
2
), much higher FF (0.800), higher Jsc (38.4 mA/cm
2
), and ~0.5% increase 
in cell efficiency compared to the commercial screen printed cell. 
 
Figure 7.4 Keyence microscope images of (A) screen-printed Ag gridline and (B) 
direct printed Ag gridline. 
 
Table 7.2 comparison of series resistance components for Delta STAR cells with 











rs(busbar) 0.0033 0.0035 0.0035 
rs(gridlines) 0.2626 0.2828 0.2521 
rs(emitter sheet) 0.3234 0.3234 0.2579 
rs(substrate) 0.0357 0.0357 0.0357 
rs(back contact) 0.0795 0.1594 0.0447 
rs(front contact) 0.0431 0.0431 0.0431 




 Implementation of the novel nScrypt direct printing technology and DuPont 
Solamet® PV17X Ag paste resulted ~0.5% absolute efficiency improvement over the 
commercial screen-printed cells. This gave the PERC cell efficiency from 19.7% to 
20.2%. The improvement in efficiency came from decreased emitter shading and 
optimized grid design that decreased emitter sheet resistance loss without increases 
shading. This resulted in higher FF, lower RS and higher Jsc. An aspect ratio of 0.69 was 
achieved with direct printing with a line width 55 µm and height of 38 µm compared to 
the aspect ratio of 0.28 for the commercial screen-printed contacts with the line width of 
100 µm and height of 28 µm. Detailed analysis of Rs demonstrated that direct printed 
solar cells with optimized grid pattern have appreciably lower emitter sheet resistance 
and gridline resistance losses compared to their screen-printed counterpart. The direct 
printed cells with 83 gridlines resulted in 20.2% efficient Cz cells with the Voc of 657 
mV, Jsc of 38.4 mA/cm
2
 and FF of 80.0%. This was one of the highest efficiency screen 
printed 239 cm
2
 p-type oxide/nitride passivated LBSF Cz Si cell in 2012 [15]. 
The above cells were fabricated with ion-implanted selective emitter, which 
requires heavy doping under the gridlines for good ohmic contact and low doping in 
between the gridlines to reduce emitter recombination. This helps in increasing 
efficiency, however, the highly doped 500µm wings tend to lower the blue response, and 
increase surface and Auger recombination. In addition, the selective emitter increases 
processing cost and reduces throughput due to two different doping levels and the 
alignment of printed gridlines onto the wings. Moreover, the nScrypt technology was not 
ready for commercial use at that time. In addition, we also experimented with emerging 
silver pastes that enable good screen printed contact to higher sheet resistance emitters 
without significantly increasing the contact resistance. Furthermore, we were able to 
improve screen-printing technology with the new Ag pastes and new screen design with 
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narrow openings to shrink the screen printed line width from 100 µm to 80 µm. This 
technology development resulted in 20.0% screen-printed GEN-I PERC cells with the 
Voc of 656 mV, Jsc of 38.3 mA/cm
2
 and FF of 79.5%. These parameters will serve as 




DEVELOPMENT OF HIGH EFFICIENCY ~21% LOW-COST 
MANUFACTURABLE PERC CELLS WITH HOMOGENEOUS 
EMITTERS 
 
In the previous chapters, we raised the efficiency of POCl3 diffused baseline 
18.3% efficient cell to 20.2% GEN-I PERC cell by a combination of ion implanted 
selective emitter, optimized back surface finished, dielectric back passivation, optimized 
size of spacing of local Al-BSF, improved Ag printing and firing, and fine line direct 
printing technology (Figure 8.1).  
  
 
Figure 8.1 Evolution of the efficiency of GEN-I PERC silicon solar cells. 
 
In this chapter, we propose to raise the PERC cell efficiency closer to 21% by a 
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optimization, technology innovation and complete fabrication of manufacturable large 
area cells. Since nScrypt’s direct printing technology is not yet ready for commercial use 
because of the need for a high throughput multi-nozzle tool, we decided to focus on 
commercially viable screen printing technology, which is showing rapid progress. At the 
start of this chapter we were able to screen print 80 µm lines, as opposed to 100 µm, 
which raised the screen printed GEN-I PERC cell efficiency from 19.8% to 20.0% (Table 
8.1). This is the result of improved Ag pastes and screen designs and materials with finer 
openings. 
 
Table 8.1 Evolution of screen printed GEN-I PERC cell efficiency and GEN-II 
PERC cell efficiency target. 
 



















(100µm Ag Finger) 







(80µm Ag Finger) 








(60µm Ag Finger) 
670 39.5 79.7 21.0 
 
In section 8.1, a low-cost homogeneous emitter with lower surface concentration 
and optimized anneal conditions will be developed for attaining the target Joe of ~130 
fA/cm
2
 (Figure 8.2). In addition, the passivation quality and thickness of in-situ grown 
thermal SiO2 and PECVD grown SiNx AR coating on this new homogeneous emitter will 
be optimized by reflectance and effective lifetime measurements. In section 8.2, the ion 
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implantation dose will be optimized to tailor surface concentration, reduce contact loss 
and achieve higher fill factor. Section 8.3 will describe the third technology enhancement 
associated with increasing the BSR value above 95%. This will involve ray tracing 
simulations using the Sunrays optical modeling program to establish the thickness and 
index for each dielectric layer in the rear stack. Complete PERC cells will be fabricated 
for experimental validation of the model. In section 8.4, line contact geometries instead 
of point contacts on the back side will be used to enhance the rear contact quality, 
manufacturability and throughput. In section 8.5, attempt will be made to improve 
traditional screen-printed contact technology to further reduce the shadow losses and 
increase the aspect ratio. In section 8.6, ~21% PERC cells will be fabricated and their 
light-induced degradation (LID) characteristics will be studied.  
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8.1 Development of Ion-Implanted high Sheet Resistance Homogeneous Emitter 
for High-Efficiency PERC Cells 
8.1.1 Modeling to Establish the Joe Requirement for 21% PERC Cell  
The 20% screen printed GEN-I PERC cell had a Voc of only 656 mV partly due to 
a high Joe of ~210 fA/cm
2
 (Figure 8.1). The roadmap in Figure 8.2 calls for a Voc of ~670 
mV and Joe of 133 fA/cm
2
 for 21% efficiency. 
 
 
Figure 8.2 Technology roadmap for achieving ~21% PERC cell. 
 
Since Joe is composed of Joe-met under the metal grid and the Joe-pass in the field 
region between the metal grid lines, device simultaneous were performed to quantify the 
two Joe components and establish the target for 21% cell. Joe-met under the metal contact 
was calculated by feeding the measured emitter doping profile in PC1D and setting the 
SRV value to 10
7
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in PC1D to obtain the minority carrier current density Jp at the junction edge on the 
emitter side, from which the Joe-met was calculated to be ~1300 fA/cm
2
 using the equation: 
 
        
  
   (8.1) 
This agreed well with the literature [113]. Since front metal fraction (f) was only 7% in 
the 20% cell, the Joe-met in the 20% device is calculated to be 1300×0.07 = 91 fA/cm
2
. Our 
target is to reduce metal coverage to ~5.5%, which showed reduce Joe-met to ~66 fA/cm
2
, 
leading to a Joe-pass requirement of 133-66 = 67fA/cm
2
. Following equation describes the 
relationship between the Joe components and the metal fraction (f):  
                                    (8.2) 
 
8.1.2 Optimization of Ion Implantation Dose to Achieve the Required Joe-pass for 
High Sheet Resistance Emitter 
Joe-pass is a function of emitter bulk recombination as well as surface passivation. 
Joe-pass can be determined by a symmetric diffused and passivated test structure shown in 
Figure 8.3, without making the complete cells.  
 
 
Figure 8.3 schematic of symmetric test structure used for Joe-pass measurements. 
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This QSS-PC technique is well documented in the literature and requires 
measuring effective lifetime as a function of injection level in the above structure. The 
slope of this line gives the Joe-pass according to the following equation [93]: 
 
 
    
 
 
     
 
    
    
  (8.3) 
where eff is instantaneous decay time, bulk is the high-level injection lifetime, and   is 
the average photo-excited carrier density in the sample. 







 and implant anneal was performed at 840˚C for 50 min, including 
30 min anneal in O2 followed by 30 min in N2. This resulted in oxide passivated emitter 
on both sides of the wafer. A 500Å PECVD nitride coating was deposited at 450˚C on 
both sides followed by a simulated contact firing cycle at 800˚C, identical to what the 
emitter sees during the cell fabrication. After this QSS-PC tool was used to measure Joe-
pass of various emitters with the objective of achieving Joe-pass value of ≤ 67 fA/cm
2
. Joe-pass 
values were compared with the implanted selective emitter and the POCl3 emitters in the 
previous emitter. Figure 8.4 shows that Joe-pass of ≤ 67 fA/cm
2
 can be achieved with 100 














Figure 8.4 Joe-pass comparison of different ion implanted emitters at different process 
steps. The dashed lines show the target Joe-pass value (67 fA/cm
2
) for achieving a 
~21% cell with local Al-BSF. 
Therefore, cell data in Table 8.2 shows that 100 Ω/sq emitter cells also gave very 
high series resistance (~2 Ω-cm
2
) resulting in a very poor FF (~0.71) and cell efficiency 
(~17.3%). This shows there are additional challenges in optimizing homogeneous emitter 
which can satisfy Joe and FF requirements simultaneously. 
 
Table 8.2 Light I-V data for the initial study of ion-implanted homogeneous emitter 















649 37.6 71.0 17.3 2.17 
647 37.5 72.4 17.6 1.84 
647 37.5 70.7 17.2 2.27 
648 37.6 71.2 17.3 2.20 






















































8.1.3 Optimization of Ion Implantation Anneal for Homogeneous Emitter to 
Achieve Low Joe-pass and High FF  
Besides the dose, implantation anneal also plays an important role in controlling 





, and varied the DCE oxidation time from 5 to 60 min at 855˚C followed by 
10 min anneal in N2 ambient. Again, 500Å PECVD SiNx coating was deposited on both 
sides followed by simulated contact firing to prepare the symmetric test structure (Figure 
8.3). Figure 8.5 shows that Joe-pass decreases as the DCE oxidation time increases and the 
Joe-pass value of ≤ 67 fA/cm
2
 were achieved ≥ 20 min oxidation after the contact firing 
cycle. Some unimplanted planar bare Si wafers were also kept in the furnace during the 
anneal to determine the oxide thickness. Figure 8.6 shows the corresponding oxide 
thickness which increased from 80Å to 140Å on undiffused bare Si wafer when the 
oxidation time was increased from 20 to 60 min. It is important to recognize that oxide 
grows almost three times faster on n
+
 surface compared to bare Si. Therefore, oxide 
thickness on the textured diffused surface was expected to be 240 to 420Å for 20 and 60 
min oxidations. It is also known that once the oxide thickness starts to exceed 200Å, it is 
difficult to optimize the nitride coating thickness to avoid anti-reflection losses. This 




Figure 8.5 Measured Joe of different oxidation time after different cell process steps. 
The dashed line shows the target Joe,pass value (67 fA/cm
2




Figure 8.6 Oxide thicknesses as a function of oxidation time (5-60 minutes). 
 
After satisfying the Joe-pass and optical loss requirements, the next challenge was to 
ensure that the doping profile, sheet resistance and surface concentration were acceptable 
for contact resistance and FF requirements. Therefore, SIMS and SRP measurements 
were performed to study the doping profiles (Figure 8.7). It is interesting to note that 





















































indicating that the emitters are properly annealed and there is not much inactive P near 
the surface which often increases the emitter recombination. As expected increased 
annealing time lowered the surface concentration and drove the junction deeper. Note 




 with 20 min oxidation resulting 




. The sheet resistance increased from 92 to 95 
when oxidation increased from 5 to 60 min.  
Next, we experimented with several emerging Ag pastes in collaboration with our 





surface concentration. After developing the ~100 Ω/sq emitter that satisfies the 
requirement for Joe-pass, sheet resistance, surface concentration and screen printed  contact, 
the next step was to ensure that the 20 min oxidation used for this emitter does not 
increase the front surface  reflectance and also satisfies the BSRV requirement of < 100 
cm/s. This is discussed in the following section. 
 
 































































































Rs= 95 Ω/sq Rs= 95 Ω/sq
Rs= 93 Ω/sq
Rs= 94 Ω/sq Rs= 83 Ω/sq Rs= 92 Ω/sq
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8.1.4 Back Surface Passivation Quality for Different Anneals 
In order to quantify the quality and thermal stability of the oxide layers, 
symmetric test structure were fabricated to measure effective lifetime (Figure 8.8). 
Double-side textured wafers were planarized by KOH etching for 15 minutes at 80˚C 
followed by thermal oxidation (5-60 minutes) at 855˚C to passivate both sides of the 
wafers. The oxide layers were then capped with a 450 Å thick PECVD SiNx layer and 
subjected to a high temperature contact firing cycle to simulate the cell fabrication 
sequence without metallization.  
 
Figure 8.8 Schematic of symmetric test structure for lifetime measurements. 
 
Figure 8.9 shows the surface recombination velocity of different oxidation after 
simulated firing process step. The surface recombination velocity Seff was calculated 
using the equation: 
 
 
    
 
 
     
 
     
 
 (8.4) 
where      and       are the effective and bulk lifetime, measured by QSS-PC method 
and  is the wafer thickness. The Seff value for 5 minute oxidation was 135 cm/s which 
reduced to 79 cm/s after the 20 minute oxidation and then decreased slightly to 75 cm/s 
when the oxidation time was increases to 60 minutes. This was found to be the result of 
lower oxide charge (Qox), and interface state density (Dit) in thicker oxide (Figure 8.10). 
Based on our roadmap in Chapter 3, the required BSRV for ~21% PERC cell is < 100 
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cm/s. Therefore, the 20 min oxidation which gave a BSRV of 79 cm/s, also satisfies the 
BSRV requirement.  
 
 
Figure 8.9 Change in surface recombination velocity of different oxidation. 
 
 




8.1.5 Fabrication of High-Efficiency Screen-Printed PERC Cells with Optimized 
Homogeneous Emitter 
After establishing the process which satisfies most of the requirements for a high 
sheet resistance homogeneous emitter cell (Joe-pass, BSRV, contact Ns, and reflection), 
complete PERC cells were fabricated to validate the benefit of this emitter on cell 
efficiency. Process sequence was similar to the one described in Section 6.2, except the 
homogeneous emitter and line contacts (instead of vias) on the back. Six different oxides 
(Figure 8.7) were grown and by varying the oxidation time capped with PECVD SiNx 
film. The PECVD anti-reflection coating thickness was adjusted for each oxidation time 
(Table 8.3) to tune antireflective properties by minimize reflection losses. This was done 
with the help of Sunrays optical modeling program which optimizes SiNx thickness for a 
given oxide thickness. Figure 8.10 shows the cell data including Voc, Jsc, and FF for all 
six oxidation times (5-60 min). Note that Voc increases rapidly by ~15 mV when 
oxidation time is increased from 5 to 20 min and then it levels off. This entirely 
consistent with the Joe and BSRV finings which showed a rapid decrease initially 
followed by slow change (Figure 8.5 and Figure 8.9). Jsc also increases initially but then it 
starts to drop after 10 min oxidation. This is because front and back passivation improves 
with oxidation time but after 10 min oxidation front oxide increases too thick to prevent 
reflective losses. The measured reflectance in Figure 8.12 shows that longer oxidation 
time has higher short wavelength reflectance in the range of 300 to 500 nm. Figure 8.13 
shows that the cells with thicker oxide gave lower fill factor (FF), which is attributed to 
lower surface concentration for longer oxidation. On the other hand, shorter oxidation 




Figure 8.11 Open-circuit voltage (Voc) and short-circuit current density (Jsc) as a 
function of different oxidation times. 
 





































Figure 8.13 Cell efficiency (η) and fill factor (FF) as a function of different oxidation 
times. 
Table 8.3 also shows the data for the 20% efficient GEN-I screen printed in 
addition to the cell parameters for different oxidation times. It is clear that ion implanted 
homogeneous emitter developed in this study gave ~0.4% increase in PERC cell 
efficiency with maximum efficiency of 20.4% because of improved Joe-pass, and BSRV 
without sacrificing FF and optical properties. Voc increased by ~8 mV and Jsc improved 
by ~0.5 mA/cm
2
. However, the FF dropped appreciably below 0.795, which needs to be 


































Table 8.3 Average (10 cells per each group) and the best light I-V parameters of the 















5 160/550 average 649 38.5 77.6 19.4 
 
 best 651 38.6 78.2 19.6 
13 210/520 average 652 38.5 78.0 19.6 
 
 best 653 38.6 78.3 19.7 
20 250/450 average 663 38.7 79.1 20.3 
 
 best 664 38.8 79.0 20.4 
30 300/430 average 664 38.7 78.5 20.1 
 
 best 664 38.8 79.0 20.3 
45 370/380 average 664 38.6 78.6 20.2 
 
 best 665 38.6 78.9 20.2 
60 430/310 average 663 38.5 78.3 20.0 
 








8.2 Optimization of Ion Implantation Dose for Achieving High Fill Factor 
In the previous section, an optimized high-quality ion implanted homogeneous 
emitter was developed with excellent surface passivation in a single high-temperature 




) and an optimized 
annealing recipe with 20 min oxidation at 855˚C. This homogeneous emitter resulted in 
Joe of ~67 fA/cm
2
 (without contacts) and enabled a high Voc of 664 mV and cell 
efficiency of 20.4%. This ~100Ω/sq lightly doped emitter was contacted with the new 
screen printed silver paste (DuPont PV17S) and optimized firing recipe which allowed 





However, the contact resistance was still somewhat high, resulting in FF of ≤ 0.790. 
According to technology roadmap in Chapter 4, 21% cell requires a FF of ~0.800. 
Therefore, an effort was made in this section to boost FF by raising the surface 
concentration, without appreciably sacrificing Joe, Voc and Jsc. Six different phosphorus 




 were examined to fine tune the homogeneous 
emitter. Rest of the cell process sequence remained unchanged (Section 8.1) including the 
855˚C annealing recipes, which involved 20 min oxidation followed by 10 min N2 
anneal. 







. As the phosphorus dose increases, both Voc and Jsc begin to 
decrease because emitter recombination increases due to heavy doping effects and also 
the junction deepens. However, FF rises to about 0.800 due to high emitter surface 




. This is supported by the 
measured lower series resistance at higher phosphorus dose (Figure 8.16). Figure 8.15 




 produced the best cell efficiency 




Figure 8.14 Voc and Jsc as a function of different phosphorous does. 
 
 

































































Figure 8.16 Series resistance (Rs) a function of different phosphorous does. 
 
Table 8.4 Average (10 wafers per each group) and the best light I-V parameters of 

















 average 662 38.5 78.0 19.9 
 
best 663 38.5 78.5 20.0 
2.4×10
15
 average 662 38.4 78.2 19.9 
 
best 662 38.5 78.4 20.0 
2.6×10
15
 average 661 38.2 78.9 19.9 
 
best 660 38.3 79.3 20.0 
2.8×10
15
 average 662 38.5 79.7 20.3 
 
best 663 38.7 79.8 20.5 
3.0×10
15
 average 661 38.2 79.6 20.1 
 
best 661 38.2 80.0 20.2 
3.2×10
15
 average 660 38.3 79.7 20.1 
 
best 661 38.4 80.0 20.3 
 
Internal quantum efficiency (IQE) and reflectance measurements (Figure 8.17) 





PC1D modeling was used to match of the experimental I-V, IQE, reflectance data to 


















excellent BSRV and FSRV values of 100 cm/s and 10,000 cm/s, respectively. Both 
experimental and model IQE data agreed very well in Figure 8.17, using a Qox value of 
2×10
11
 in the PC1D for the dielectric. Our technology roadmap in Chapter 4 showed that 
~21% efficiency requires a BSR of ≥ 95%. Therefore, in the next section we will 
investigate back surface reflector design with the aim to boost the BSR to ≥ 95% using 
the low-cost SiO2/SiNx dielectric stack.  
 
 































8.3 Understanding and Optimization Front and Back Optical Properties to 
Enhance the Efficiency of the PERC Cells 
In the previous two sections, a low-dose homogeneous emitter was developed and 
optimized to produce 20.5% PERC cell with high Voc (> 664 mV), Jsc (> 38.7 mA/cm
2
) 
and FF (~0.798). This was achieved by reducing emitter and back surface recombination, 
the front surface recombination velocity (FSRV) of 10,000 cm/s and back surface 
recombination velocity of 100 cm/s (BSRV), which can attain 21% efficiency. However, 
the back surface reflectance of 93% which is good but not good enough for 21% cell. 
Therefore, this section will focuses on driving the back surface reflectance to the target of 
96%. 
As discussed in Chapter 4, high quality anti-reflection coatings (ARC) in 
conjunction with excellent back surface reflector (BSR) is important for minimizing the 
optical loss. In the laboratory PERC cells in the literature, photolithography defined 
inverted pyramids with a double-layer ARC (ZnS/MgF2) are used to minimize the front 
surface reflection. On the back side, planarized surface and a thick thermally-grown SiO2 
(105 nm) with evaporatored Al is used to enhance the back surface reflectance. However, 
such ARC and BSR processes are too complex and expensive for commercial cells. 
Therefore, the objective of this task is to develop a low-cost manufacturable dielectric 
stack with screen printed metal to achieve high rear internal reflectance (≥ 95%) without 
sacrificing the surface recombination velocity.  
To accomplish the above goal, detailed optical modeling was performed using a 
ray tracing program, called Sunrays, to gain quantitative understanding and establish the 
required thickness and index for each dielectric layer in the oxide/nitride stack to reduce 
front reflection in conjunction with high rear internal reflectance. Various dielectric 
stacks were then grown and characterized to validate the results of the optical modeling. 
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Implied Voc measurements using QSS-PC were also performed to ensure that the 
passivation quality is maintained for the new stacks.  
 
8.3.1 Optical Modeling to Optimize Anti-reflection Coating for High-Efficiency 
PERC Cell 
In Chapter 6, we showed that a thicker back oxide (~90Å) was important to 
achieve high quality surface passivation. However, thicker back oxide results in much 
thicker front oxide because oxide grows almost three times faster on heavily doped n
+
 Si 
compared to p-Si. This could result in ~250 Å oxide on the front and degrade Jsc if nitride 
thickness is not optimized. Therefore, Sunrays program was used to optimize the 
thickness and index of front PECVD SiNx to retain the full benefit of high quality rear 
surface passivation. 
Table 8.5 summarizes structure and optical parameters of each layer for optical 
simulations. The simulated device had a front surface with an upright pyramid texture 
coated with a dielectric stack of 250 Å SiO2 (n = 1.46) and a SiNx with index of n = 2.05 
with variable thickness. The optimum SiNx thickness was determined numerically by the 
optical modeling using minimum front surface reflection as the criteria. The back surface 
of the modeled structure was planar with a stack of 80 Å SiO2 (n = 1.46) and 600 Å SiNx 
(n = 2.05) and Aluminum for back reflector. Note that the back SiNx thickness was not 




Table 8.5 Sunrays simulation parameters for determining optimized SiNx thickness 
for the PERC cell. 
Texturing Structure Upright pyramid 
 
Width 5 µm 
 
Depth 3.535 µm 
Material/Layer Front Air (n=1) 
 
Encapsulant Air (n=1) 
 
Texture Silicon (n=3.8) 
 
Substrate Silicon (n=3.8) 
 
Back Metal Aluminum 
Antireflection coating Front/encapsulant Air (n=1) 
 
Encapsulant/texture-Top Air (n=1) 
 
Encapsulant/texture-Middle SiN (2.05); variable 
 
Encapsulant/texture-Bottom SiO2 (1.46);  250Å 
 
Back surface reflector-Top SiO2 (1.46); 80Å 
 
Back surface reflector-










  Polarization Unpolarized 
 
Figure 8.18 (a) shows the simulated reflectance curves and the integrated total reflectance 
(Rw) for six different SiNx thicknesses in the range of 300 to 750 Å on top of the 250 Å 
oxide. Figure 8.18 (b) shows the corresponding short-circuit current density assuming 
100% collection efficiency. The average weighted reflectance, Rw, accounts for the 
reflectance R(λ) and photon flux F(λ) at each wavelength in the AM1.5G spectrum.  The 
Rw is essentially the reflected photocurrent divided by the total available photocurrent 
and can be expressed as: 
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The Rw calculations (Figure 8.18 (a)) clearly show that 450 Å SiNx film in conjunction 
with the 250Å thermally grown oxide gives the minimum average weighted reflectance 
of 8.7% and highest short-circuit current density of 40.02 mA/cm
2






 Figure 8.18 (a) Simulated reflectance and calculated average weighted reflectance 
(Rw) for six different SiNx AR coatings. (b) Calculated short-circuit current density 



















































Front SiNx Thickness [nm]
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To gain a better understanding of the impact of the oxide thickness on the front 
surface reflection loss, we also simulated various AR coatings with 100 Å and 250 Å 
oxides, capped with SiNx films in the range of 300 Å to 900 Å. SiNx index was also 
raised from 2.0 to 2.1. Figure 8.19 shows that the impact of refractive index of SiNx in 
the range of 2.0 to 2.1 has negligible effect on reflection loss. As expected higher SiO2 
thickness requires thinner SiNx for minimum loss. The good news is that even with the 
250 Å thick oxide, minimum reflective current density can made nearly equivalent to the 
100 Å oxide provided the SiNx thickness is reduced from 600 to 450 Å. Without this 
thickness optimization, Jsc would decrease by ~0.5 mA/cm
2
 for the 250 Å oxide. 
 
 
Figure 8.19 Calculated surface reflected current density as a function of the 
thickness of SiO2 and SiNx films on a upright textured surface with normally 
incident light. Reflective index of SiNx films varies in the range of 2.0 to 2.1. 
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8.3.2 Experimental Validation of Optical Modeling 
To validate the results of optical modeling, test samples were fabricated with the 
various stacks of SiO2 (n = 1.46) and SiN (n = 2.05). The quality of the AR coatings was 
characterized by measuring total reflectance curves. In addition, the average weighted 
reflectance was also calculated for each AR coating in the wavelength range of 400 to 
700 nm (Figure 8.20). To obtain different oxide thicknesses, three samples with the 
original 250Å thick thermally grown SiO2 were etched back in 10% HF for 15, 20, 30 
seconds to obtain 175 Å, 150 Å and 100 Å oxides. The thickness of PECVD SiNx was 
adjusted for the thinner oxides to achieve best antireflective properties. Figure 8.20 shows 
the measured reflectance curves and their corresponding Rw values. The results 
confirmed that for the 250 Å oxide, 450 Å SiNx gave the lowest Rw (2.5%). However, it 
also indicates that a thinner oxide (~100 Å) in conjunction with the optimized SiNx 
thickness of 635 Å could gave a slightly lower Rw (2.2%). Since 80 Å thickness is 
necessary on the back, which gives 250 Å oxide on the front, the only way to regain this 
0.3% loss in Rw is by controlled oxide etch back to ~100 Å, which may not be practical 
and cost effective for mass production. 
 
Figure 8.20 Comparison of measured reflection and average weighted reflectance 
(Rw) of the samples with different SiO2/SiNx AR coating stacks on the front surface. 
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8.3.3 Optical Modeling and Optimization of the Back Surface Reflector for the 
High Efficiency PERC Cell 
In addition to optimizing the AR coating, the rear surface reflector also needsto be 
optimized because it impacts Jsc by contributing to light trapping. Current state-of-the-art 
industrial solar cells have full area Al-reflector in contact with silicon, which provides a 
modest back surface reflectance (BSR) of ~70% due to the absorption of long wavelength 
photons in the screen-printed aluminum. However, with the PERC structure, which 
utilizes dielectric passivation and local back contacts, the BSR can be significantly 
improved to above 90% [61]. Various types of back surface reflectors have been 
proposed in the literature to enhance reflectance, including textured dielectric, 
dielectric/metal stacks, ordered gratings, reflective pigment-loaded dielectrics, white 
paint reflector, brushed-on Ag colloid [114-119]. Although these BSR technologies have 
superior diffuse reflectance properties, but some of them result in inferior passivation, 
poor conductivity, or both. Moreover, their complex fabrication process results in higher 
manufacturing cost which does not meet our criteria of low-cost manufacturable 
technology.  
This section focuses on exploring a low-cost dielectric stack composed of thin 
thermally grown SiO2 and PECVD SiNx that can simultaneously achieve high quality 
surface passivation and high rear internal reflectance (≥ 95%). To accomplish this task, 
optical simulations were performed using Sunrays to establish the requirements thickness 
and index for each dielectric layer. The simulated cell structure and optical parameters 
are similar to the AR coating modeling in Table 8.5 except the criteria is to maximize the 
BSR value. The device has an upright-textured front surface with the optimized 250 Å 
/450 Å Oxide/SiN AR coating (established in the previous study), a planar back with a 
dielectric stack composed of 80 Å SiO2 (n = 1.46) and a 2.05 index SiNx layer of variable 
thickness. Aluminum layer on top of the dielectric stack was used to enhance reflectance. 
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Figure 8.21 shows the simulated reflectance curves and the corresponding back surface 
reflectance (Rb) value. The results show that a 1600 Å thick SiNx layer can provide 
97.8% BSR. However, it takes longer process time may lead to wafer bowing due to the 
thermal expansion coefficient mismatch between Si and SiNx film.  
 
 
Figure 8.21 Simulated reflectance curves and their corresponding back surface 
reflectance (Rb) values for five dielectric stacks consisting of a 80 Å SiO2 (n = 1.46) 
plus a SiNx layer (n = 2.05) of variable thickness. 
 
8.3.4 Experimental Validation of Optical Modeling of BSR as a Function of SiNx 
Thickness 
To validate the optical modeling, complete PERC cells were fabricated with 1600 
Å and 2000 Å thick SiNx on top of the 80 Å oxide on the back. All other cell process 
parameters were kept the same. The cell data in Table 8.6 shows that the thicker SiNx 
resulted in ~0.1% higher efficiency. Highest efficiency of 20.6% was achieved with 2000 
Å thick SiNx layer on top of ~80 Å oxide. These two stacks gave similar open-circuit 




higher short-circuit current density. PC1D device modeling program was used to 
calculate the BSR (Rb) value by matching the calculated and measured escaped 
reflectance above λ > 1000 nm (Figure 8.22). This analysis gave a BSR value of ~95% 
for the cell with 1600 Å thick SiNx and ~96% for the cell with 2000 Å thick SiNx. Note 
that there is ~3% discrepancy between simulated and measured Rb due to the Al-BSF 
lines on the back which are not as reflective. The 8% Al-BSF only has ~65% BSR value 
which lowers the effective BSR on the back to 96% (8% ×65% + 92%×99% ≈ 96%). 
According to our roadmap (Figure 4.5), 96% BSR value with 2000Å thick SiNx on the 
rear side satisfies the requirement for ~21% PERC cell. 
 
Table 8.6 Best and average results of PERC cells (7 wafers per each group) with two 
different rear SiNx thickness. 














1600 95% average 665 38.5 79.4 20.3 
 
 best 667 38.6 79.6 20.5 
2000 96% average 666 38.7 79.4 20.5 
 
 best 667 38.8 79.6 20.6 
 
 
Figure 8.22 IQE and Reflectance curves of PERC cells with 1600 Å and 2000 Å thick 






















IQE of 2000Å SiN BSR 
IQE of 1600Å SiN BSR 
Refl of 2000Å SiN BSR 




8.4 Development of Manufacturable Line Contact Geometry on the Back Side of 
the PERC Cell 
 
8.4.1 Contact Opening through the Dielectric Stack Using UV Laser  
This section focuses on developing local line contacts on the back side instead of 
point contacts (developed in the Chapter 6) to enhance rear contact quality, cell 
manufacturability and throughput using our UV laser tool. As discussed in the Chapter 6, 
the optimal design of the rear contact is a function of the contact geometry (spacing and 
width) contact resistance and recombination velocity. In the GEN-I PERC cell, 
130µm×130 µm vias were ablated through the rear dielectric stack (SiO2/SiNx) using a 
Coherent UV laser (355 nm) with a nanosecond pulse-width and a Gaussian beam profile. 
Figure 8.23 shows the dependence of the dielectric opening width on the laser energy 
using one laser pulse. Higher laser energy creates a wider via opening. One laser pulse 
with 200 µJ creates ~75 µm wide contact while four laser pulses with ~20 µm overlap 
produce~130 µm wide contact. It was challenging to make uniform local BSF through75 
µm wide vias; therefore, four 200µJ laser pulses with repetition rate of 60 kHz were used 
to open the 130 µm wide square contacts with 500 µm spacing in Phase-I for the 
development of GEN-I cells. 
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Figure 8.23 Dielectric opening widths versus one laser pulse energy and optical 
microscope image of typical via defined using UV laser 1 pulse (up-left) and 4 pulses 
(bottom-right). 
 
The above point contact geometry (point) is time consuming because it took about 
four minutes to perform laser ablation on a commercial size 239 cm
2
 Cz Si wafer. In 
addition, it was found that the BSF was non-uniform and got very thin (~2-3 um) near the 
edges of the vias (Figure 8.24). The thin BSF around the contact can lead to parasitic 
shunts in the presence of inversion layer. For these reasons, line contacts using a single 









Figure 8.24 SEM image of point contact and BSF obtained using ablation with four 




Figure 8.25 Efficiency data for PERC cells with 130 µm point contact width and 
various contact spacing (reproduction of Figure 6.11).  





8.4.2 Design and Optimization of Line Contact Geometry for High Efficiency 
PERC Cell 
In order to optimize the rear line contact geometry, a 2-D device model of 
Meemongkolkiat [13] was used to establish the optimum spacing and opening for the 
lines. Figure 8.27 shows a 3-D cell structure he used to simulate solar cell performance 
using Sentaurus device modeling software. He calculated cell efficiency as a function of 
contact spacing (300 to 2000 µm) and SRV (300 to 10
6
 cm/s) at the p-p+ interface for 75 
and 150 µm wide lines. Calculated an optimal spacing was ~500 µm for the 75 µm wide 
line contacts and ~1000 µm for the 150 µm wide line contacts for lower SRV values. 
Meemongkolkiat’s simulations also showed that the use of line contacts provides a much 
wider process window for fabricatiing high efficiency devices.  
 
 
Figure 8.26 2-D modeling results for PERC cells with line rear contact geometries 
[13]. 
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In this section attempts were made to validate Meemongkolkiat’s modeling by 
implementing line contacts on the rear side of the PERC cells. As mentioned earlier, one 
of the goals of this study is to increase UV laser throughput by implementing simpler 
patterning with a single pulse. In our laser setup, 75 µm wide line opening required only 
single pulse and two pulses for 150 µm wide opening. Figure 8.27 shows an optical 
microscope image of the 75 µm wide line contact defined using one ~200 µJ UV laser 
pulse with the repetition rate of 60 kHz.  
 
Figure 8.27 Optical microscope image of 75 µm line contact opening defined by 
single UV laser pulse. 
 
Figure 8.28 shows the SEM cross section of a line contact after cleaving the sample. The 
BSF around the metal contact is highlighted by dashed line in Figure 8.28. The 
uniformity and thickness of the BSF for the line contact were found to be superior than 
the point contact which had regions of only 2-3 µm BSF (Figure 8.24). Line contacts 
showed ~5-6 µm deep BSF which is adequate for good BSRV at the p-p+ interface. The 
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formation of a thick and continuous BSF is important for high efficiency PERC cells, and 
it also helps in avoiding the parasitic shunting in the device. Thus the line contact 
geometry not only increases throughput but also provides more uniform BSF compared to 
the point contacts in the GEN-I PERC cell. This is also a more commercially viable 
option for fabricating high efficiency PERC cells. 
 
 
Figure 8.28 SEM image of line contact and BSF obtained using ablation with one 
pulse UV laser. The BSF around the contact metal was illustrated by dashed line 
 
To validate the 2-D modeling results of Meemongkolkiat [13], PERC cells with 
75 µm wide line contacts were fabricated with different line spacing in the range of 500 
to 1400 µm (Table 8.7). Best cell efficiency of 20.6% was achieved with 1000 µm 
spacing for 75 µm wide lines. The trend in Voc, Jsc, FF, Rs and efficiency for different line 
spacing are shown in Figure 8.29. Increasing the line spacing increases the resistive loss 
but decreases the contact recombination, which in turn increases the series resistance and 
Voc but lowers the fill factor resulting in an optimal spacing of 1000 µm for the 75 µm 
wide lines. 






Table 8.7 I-V parameters for the PERC cells (five wafers per each group) with 

















500 average 656 38.7 78.7 20.0 0.70 
 
best 659 38.8 78.9 20.2 0.81 
800 average 662 38.9 78.3 20.1 0.76 
 
best 663 39.1 78.4 20.3 0.80 
1000 average 664 39.1 78.7 20.4 0.76 
 
best 664 39.1 79.2 20.6 0.66 
1200 average 663 39.0 77.9 20.2 0.81 
 
best 668 38.9 78.6 20.4 0.91 
1400 average 663 39.0 77.4 20.0 0.86 
 








Figure 8.29 Voc, Jsc, FF, Efficiency and Rs trends for the PERC cells with different 



















































































8.5 Development of Fine Line Screen Printing Technology to Reduce Shading 
Loss in High Efficiency PERC Cell 
In Chapter 7, we demonstrated that fine line direct print technology can reduce the 
shading to 5.5% and give appreciable improvement in cell efficiency. However, the 
nScrypt tool is not commercially available for mass production of solar cells. Therefore, 
we decided to improve screen-printing technology with the help of emerging Ag pastes 
and improved screen material and design. We reduced the screen opening from 55 µm to 
40 µm and applied newer pastes from DuPont and Heraeus. This shrunk the line width 
from ~80 µm to ~60 µm as shown in Figure 8.30 (a). However, considerable non-
uniformity was observed in the line height (average of ~15 µm), as shown in the 3-D 
microscope image below (Figure 8.30 (b)).  
 
Figure 8.30 Optical microscope image of a narrow screen printed finger. 
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To understand the impact of the non-uniform printing on series resistance, a 
detailed series resistance analysis was performed on a PERC cell to determine the six 
components of Rs [112]: Rs(busbar), Rs (gridline), Rs(front contact), Rs(emitter sheet), 
Rs(substrate), and Rs(back contact). The detailed expressions for calculating each series 
resistance component  can be found in [120].  
Figure 8.31 shows each component of Rs in the PERC cell made with narrow 
screen opening in this study. Clearly, the gridline resistance dominates the series 
resistance and accounts for ~60% of the total Rs value. This is attributed to the non-
uniform height of screen-printed lines.  
 
 
Figure 8.31 Series resistant components for a PERC cell with screen-printed Ag 
gridlines (~60 µm wide).  
 
According to the roadmap (in Chapter 4), a FF of > 79.5% is required to achieve 
21% efficiency. In addition, the total Rs needs to be ~0.6 Ω-cm
2 
while maintaining < 6% 
shading. Our gridline model analysis shows that increasing the line height from 15 µm to 












 to 0.26 Ω-cm
2
 and should result in total Rs ~0.6 Ω-cm
2
 (discussed in more 
detail in Chapter 10).  
To achieve the above requirements, a three-level full factorial experiment was 
designed and conducted to study the effect of three key screen printing parameters, 
namely pressure, speed, and down stop on the gridline width and height. The experiment 
was carried out according to the design matrix shown in the Table 8.8. The printing 
pressure was varied between 30 to 70 NT; the printing speed was ranged from 230 to 350 
mm/s; and down stop was varied between 1 to 2 mm. The down stop is the depth to 
which the squeeze presses down the screen during printing. The line width and line 
height were measured by Keyence microscope on the three sampling points over a wafer 
after firing the Ag gridlines. MINITAB statistical software was used to analyze the line 
width and line height data. The detail of statistical calculations and analysis can be found 
in [106].   
 
Table 8.8 Factors and levels for fine line screen printing experiment. 
Factor Level Values 
Pressure  (NT) 3 30, 50, 70 
Speed (mm/s)   3 230, 290, 350 
Down Stop (mm)   3 1.0, 1.5, 2.0 
 
Figure 8.32 shows the main effect plot for each process parameter. Figure 8.32 (a) shows 
their effect on line width and Figure 8.32 (b) shows their effect on line height. The 
horizontal axis of the plot represents three levels or values for each process parameter 
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(Table 8.8) while the vertical axis represents the average line with or line height. The data 
in Figure 8.32 show that as pressure or speed decreases, the line width decreases and line 
height increases. This is good for aspect ratio and front side metal coverage. However, as 
down stop increases, the line width increases but the line height increases. Based on this 
analysis, we conclude that the optimal printing parameters for fine line screen printing 
should include low pressure (30 NT), low speed (230 mm/s), and low down stop (1 mm). 
This was validated by applying these optimized parameters simultaneously which indeed 
resulted in very narrow (~57 µm) and tall (~21 µm) gridlines (Figure 8.33). Next step 
was to integrate all the technology enhancements developed in this chapter into a process 
sequence to fabricate the GEN-II PERC cells.  
 
 
Figure 8.32 (a) Main effect plot for line width. (b) Main effect plot for line height. 
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Figure 8.33 3D microscope image of narrow and high screen printed gridlines using 
optimal process parameters of pressure (30 NT), low speed (230 mm/s), and low 
down stop (1 mm). 
 
8.6 Successful Fabrication and Characterization of ~21% PERC Cells  
In the previous five sections, we developed and demonstrated five technology 
enhancements for raising the PERC cell efficiencies. These enhancements involved low-
cost homogeneous emitter with reduced emitter recombination (Joe~130 cm/cm
2
), 
optimized back oxide thickness with low surface recombination (BSRV~100cm/s), 




) to reduce low resistive loss (FF~79.5%), 
optimized back surface reflector with thicker SiNx to increase BSR (> 95%), high quality 
and high throughput rear line contacts, and improved screen-printed contacts with narrow 
grid lines (~60 µm wide). All the above developments were integrated into the process 
sequence shown in Figure 8.34 to achieve ~21% efficient PERC cells. 
Line width : ~ 57 μm
Line height: ~ 21 μm
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Figure 8.34 Cell structure and process sequence for PERC cell 
 
Table 8.9 shows that the best cell efficiency of 20.8% was achieved for the GEN-
II PERC cell in this study. Combined effect of all the optimized parameters (Figure 8.35), 
namely ~90 Ω/sq homogeneous emitter, 80 Å oxide thickness, 75 µm rear line contacts 
with 1 mm spacing, 2000Å thick SiNx on the rear side for BSR, and 60 µm wide narrow 
gridlines, resulted in 11 mV improvement in Voc, 0.7 mA/cm
2
 improvement in Jsc , 0.3 % 
increase in FF compared to the GEN-I screen-printed PERC cell (Voc of 656 mV, Jsc of 
38.3 mA/cm
2
, FF of 79.2%). Figure 8.36 shows the evolution of implied open-circuit 
voltage as a function of process steps. The 20.8% efficient PERC cell had Voc of 667 mV, 
Jsc of 39.1 mA/cm
2
, and FF of 0.798. Table 8.9 also shows that the average of 15 cells 
was 20.6%. This demonstrates that the fundamental understanding and the technology 
enhancements in this research were successful in bringing the large-area screen-printed 
PERC cell efficiency close to 21%.  
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Table 8.9 I-V data of a 20.8% efficient PERC cell on 239cm
2
 p-type Cz Si wafer, 









FF (%) η (%) 
Best cell 
 
Measured 667 39.1 79.8 20.8 
PC1D 665 39.2 79.8 20.8 




Figure 8.35 All the optimized parameters, namely ~90 Ω/sq homogeneous emitter, 
80 Å oxide thickness, 75 µm rear line contacts with 1 mm spacing, 2000Å thick SiNx 





Figure 8.36 Evolution of implied Voc as a function of process steps. 
 
To gain deeper insight into efficiency enhancements in the GEN-II PERC cell, the 
20.8% efficient cell was characterized and modeled in detail using the PC1D device 
modeling program. Table 8.10 shows the set of measured input parameters used into the 
PC1D model that matched the measured and modeled I-V and IQE of the 20.8% cell. The 
extracted parameters for the 20.8% cell are also listed in the same table. Table 8.10 also 
lists the parameters required to achieve the 21% cell that were established in Chapter 4 by 
PC1D modeling. The detailed analysis revealed that the GEN-II PERC cell has front 
surface recombination velocity (FSRV) of 10,000 cm/s and the back surface 
recombination velocity (BSRV) of 100 cm/s, which were extracted by matching the 
measured IQE and the simulated IQE in the short wavelength (< 600 nm) and long 
wavelength (900-1,200 nm) range (Figure 8.37). The back surface reflectance (BSR) of 
96% was extracted by matching the measured escape reflectance in the long wavelength 
(> 1000 nm). The above values are very close to the target values for FSRV (8,000 cm/s), 
BSRV (100 cm/s) and BSR (96%) to achieve 21% efficient cell. The PC1D modeling 
predicted a cell efficiency of 20.8% with Voc of 665 mV, Jsc of 39.2 mA/cm
2
, and FF of 
































cell results validate the modeling and confirm the efficiency enhancements from multiple 
technology developments. 
 
Table 8.10 PC1D modeling of the 20.8% GEN-II PERC cell and target parameters 
for 21% cell. 
Cell Parameters 
20.8% 
GEN-II PERC cell 
21.1% 
Target 
Wafer thickness (µm) 180 180 
Base Resistivity (Ω-cm) 2.0 2.0 
RSERIES (Ω-cm2) 0.6 0.6 
RSHUNT (Ω-cm
2
) 41667 41667 
N2 2.2 2.2 
J02 (nA/cm
2












Texture angle (degrees) 54.74 54.74 
Texture depth (µm) 3.535 3.535 







tbulk (µs) 500 500 
BSRV (cm/s)/ Job (fA/cm
2
) 100 /97 100 /97 
FSRV (cm/s)/ Joe (fA/cm
2
) 10000 /179 8000 /133 
Rback (%) 96 96 
Grid shading (%) 6.3 5.5 
Modeled VOC (mV) 665 670 
Modeled JSC (mA/cm
2
) 39.2 39.5 
Modeled FF (%) 79.8 79.7 
Modeled Efficiency (%) 20.8 21.1 
 
(*Measured Voc = 661mV, Jsc = 39.1 mA/cm
2
, FF = 79.8%, η =  20.8%) 
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Figure 8.37 PC1D fits to the measured IQE and reflectance of a 20.8% efficient 
PERC cell. 
 
8.7 A Study of Light Induced Degradation in PERC Cells 
 
It is well known that p-type boron-doped Cz silicon cells suffer from light-
induced degradation (LID) due to the formation of boron-oxygen (B-O) complexes in the 
bulk [121]. These complexes form point defects which act as recombination sites in the 
wafer and hence degrade carrier lifetime. Even though the bulk lifetime degradation may 
be same under identical light soaking conditions but its impact on cell efficiency may not 
be same for different cell structures. It has been reported that LID degrades cell 
efficiency by 0.2-0.5% absolute in current baseline cell with full aluminum back surface 
field (Al-BSF) cells. However, the impact of LID increases on advanced cell devices like 



























surface passivation, which is instrumental in enhancing efficiency of PERC devices 
[122].  
Figure 8.38 shows the comparison of LID in PERC and the baseline Al-BSF cells 
fabricated in this study. The PERC cell lost ~0.8% absolute cell efficiency, while the 
efficiency of baseline cell dropped by only ~0.5% after 72 hours of illumination. This 
agrees well with the modeling done by Das et al. [122] which predicted greater loss in 
PERC cells. To achieve higher stabilized efficiency on p-type PERC cells one needs to 
either reduce oxygen content of the wafer or replace B dopant by another Group III 
element, such as Ga or In. Therefore, in the next chapter, we will evaluate for the first 
time the efficiency potential and LID in In-doped PERC cells. 
 
 
Figure 8.38 Comparison of LID effect for the PERC cell and baseline Al-BSF cell. 
8.8 Summary 
By developing and integrating multiple efficiency enhancement features, namely 
low-cost high sheet resistance homogeneous emitter, optimized surface passivation, 
optimized rear reflector, back line contacts, and improved screen-printing with narrow 


























commercial grade 239 cm
2
 p-type Cz Si wafers. These enhancements (Figure 8.39) 
resulted in a 0.8% (absolute) efficiency enhancement over the GEN-I PERC cell (20%) 
and a 2.5% (absolute) efficiency enhancement over the baseline full Al-BSF cell (18.3%). 
Table 8.11 summarizes all the key technology developments and their corresponding 
efficiency enhancements that raised the baseline cell efficiency from 18.3% to 20.8% on 
commercial grade 239 cm
2
 Cz Si wafers. Detailed PC1D modeling and analysis showed 
that the GEN-II PERC had a FSRV of 10,000 cm/s, BSRV of 100 cm/s, BSR of 96%, and 
grid shading of 6.3%. These values are very close to the parameters established by PC1D 
device modeling to achieve ~21% cell. Next chapter will provide guidelines for future 
work that can raise the PERC cell efficiency to 22%. 
 
 
Figure 8.39 Various technology development and innovations that contributed to 
efficiency enhancement from 18.3% to 20.8% on commercial grade 239 cm
2















































GEN-I PERC GEN-II PERC GEN-III PERCBaseline
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Table 8.11 Efficiency enhancement from each key technology development that 
contributed to increase in cell efficiency from 18.3% to 20.8%. 





Baseline Commercial grade Cz Si full Al-BSF cell  0.0 18.3 
GEN-I 
Selective emitter +0.5 18.8 
Improved rear passivation, BSR, LBSF +0.9 19.7 
Improved screen printing technology +0.3 20.0 
Fine-line direct printing technology +0.2 20.2 
GEN-II 
High sheet resistance homogeneous emitter +0.4 20.4 
Optimized implant dose +0.1 20.6 
Improved BSR +0.1 20.6 
Improved screen printing technology +0.2 20.8 




USE OF INDIUM DOPING TO MITIGATE LIGHT INDUCED 
DEGRADATION IN HIGH EFFICIENCY P-TYPE PERC SILICON 
SOLAR CELLS 
 
In Chapter 8, we showed that the PERC cells exhibit greater light induced 
efficiency degradation (LID) compared to the baseline cells in spite of the same lifetime 
degradation caused by B-O complex formation. This negates some of the efficiency 
advantage of the PERC cells. This chapter discusses a novel and promising approach to 
make nearly LID free PERC cells by using indium-doped Cz Si substrates.  
 
9.1 Review of Light Induced Degradation 
 Solar cells based on p-type boron-doped Cz silicon suffer light-induced 
degradation (LID) due to the formation of boron-oxygen (B-O) complexes in the bulk 
[121, 123-125]. These complexes degrade carrier lifetime and cell efficiency by 0.2-0.5% 
absolute in baseline full aluminum back surface field (Al-BSF) cells. However, PERC 
cells are more vulnerable to LID because part of its efficiency enhancement comes from 
excellent back surface passivation. The LID degrades bulk lifetime or diffusion length of 
the PERC cell with tends to decouple the back surface passivation. Therefore, one needs 
to reduce either oxygen concentration or replace B dopant by another Group III acceptor, 
such as Ga or In to achieve stabilized high efficiency PERC cells. Considerable research 
has been done on reduction of oxygen and incorporation of Ga dopant [126-129]. 
However, very little is known about the performance of In-doped Si cells. This chapter 
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reports for the first time on the stabilized performance of large-area, In-doped baseline as 
well as PERC cells to demonstrate their LID superiority over the B-doped PERC cells. 
 
9.2 Application of PERC Technology to Indium-Doped CZ Si Materials 
In this study, ~3.1 Ω-cm indium-doped monocrystalline wafers (Set A) were 
produced at SunEdison using a Continuous Cz method. For comparison, two commercial 
grade boron-doped ongots were included in this study. First B-doped ingot (Set B) had 
high lifetime of ~600 μs and high oxygen (21 ppma) concentration and the second B-
doped ingot (Set C) had ~14 ppma oxygen and a bulk lifetime of ~300 μs. The resistivity 
of both B-doped ingots were in the range of 1.5 - 2.7 Ω-cm. All three ingots produced 
had 239 cm
2
 pseudo square wafers. Standard baseline cells with full Al-BSF as well as 
advanced PERC cells with dielectric back passivation and local BSF (Figure 9.1) were 
fabricated using the process sequence described in previous chapters. These cells were 
characterized and analyzed before and after 0.7 sun 72-hour of illumination to study the 
LID behavior.  
 










The fabrication process of the PERC cell involved saw damage removal in a 
heated KOH solution followed by alkaline texturing of both sides of the silicon wafers. 
Then, one side was planarized using an alkaline solution. Ion implantation energy, dose 
and anneal conditions were selected to achieve a homogeneous emitter with ~90 Ω/sq. 
sheet resistance. An in-situ, thin oxide was grown on both surfaces during the implant 
anneal. A PECVD SiNx film was deposited on the front and rear sides to cap the oxide. 
Then a UV laser (355 nm wavelength with nanosecond pulse width) was used to open 
lines through the rear dielectric stack. Finally, Ag grid was screen printed on the front 
and full Al on the rear followed by co-firing of the front and back contacts in a belt 
furnace.  
The light IV data was obtained on a tester calibrated using Fraunhofer traceable 
cells. Following the initial IV characterization, few cells from each set were placed under 
a halogen light bank for 72 hours at ~0.7 suns at 45˚C for LID evaluation. A Light Beam 
Induced Current (LBIC) scan with a 980 nm laser was performed to characterize the 
recombination activity. The bulk lifetime was measured on blanket wafers using the 




. FTIR measurements were 
performed to assess the Oi concentration in the samples. 
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9.3 Comparison of Efficiency and LID in Indium- and Boron-Doped Cz Si Cells  
9.3.1 Material Characteristics of In- and B-doped Wafers 
Table 9.1 shows resistivity, bulk lifetime and oxygen concentration of the In- and B-
doped wafers used in this study. The measured interstitial oxygen concentration was 
about 12 ppma in In-doped wafers, whereas B-doped Sets B and C measured about 21 
ppma and 14 ppma, respectively. Effective lifetimes were measured to be 172 μs, 600 μs 
and 320 μs on wafers from In and two B-doped wafers (Set A, B, and C). Note that the B-
doped wafers in Set B have the highest oxygen concentration as well as the highest 
lifetime, while the In-doped wafers in Set A have the lowest lifetime and the lowest 
oxygen concentration (Table 9.1). 
 
Table 9.1 Resistivity, interstitial oxygen concentration and bulk lifetime in In-doped 










A Indium 3.1 12.8 172 
B Boron 1.5 21.6 600 
C Boron 2.7 14.8 320 
 
9.3.2 Efficiency Comparison of Baseline In- and B-Doped Solar Cells before and 
After LID 
 Table 9.2 shows the baseline cell efficiency on In- and the two B-doped wafers 
before and after the LID. It is interesting to note all three cells gave 19.1~19.3% 
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efficiency. However, after the light-induced degradation, cell efficiency of both B-doped 
dropped significantly (~0.5%). In contrast, In-doped cells showed no appreciable loss in 
cell efficiency (≤ 0.1%) due to LID and resulted in ~0.4% higher in absolute efficiency 
after light exposure or stabilization. 
 
Table 9.2 Cell efficiency of baseline cells and In- and B-doped wafers before and 




Voc Jsc FF η 
(mV) (mA/cm
2
) (%) (%) 
A Indium Initial 636 37.6 79.8 19.1 
  
LID 635 37.5 79.7 19.0 
B Boron Initial 642 37.6 79.7 19.3 
  
LID 636 37.2 78.9 18.7 
C Boron Initial 641 37.4 79 18.9 
  
LID 634 36.9 78.4 18.4 
 
9.3.3 Efficiency Comparison of In- and B-Doped Advanced PERC Solar Cells 
Before and After LID 
Table 9.3 shows average and best cell efficiency of PERC cells from In-doped wafers 
(Set A), and the two B-doped wafers (Sets B and C). Unlike the full Al-BSF cells, where 
initial cell efficiency for all three sets was similar, a difference exists in the initial 
efficiencies of PERC cells. Because within PERC cells, where the passivated rear surface 
alleviates a significant portion of the surface recombination, the sensitivity to bulk and 
front surface recombination mechanisms becomes greater. The indium-doped substrates 
exhibited an initial PERC cell efficiency of 20.0% compared with 20.5% and 20.2% from 
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boron sets B and C. This is the first time an efficiency of 20% has been achieved and 
reported on large-area In-doped solar cells. Using indium as a replacement acceptor for 
boron still requires optimization, but these early efficiencies are approaching parity with 
B-doped cells. 
Table 9.3 Average and best cell efficiency of PERC cells from In-doped set A and b-




Voc Jsc FF η 
(mV) (mA/cm
2
) (%) (%) 
A Indium Best 653 38.9 78.7 20 
  
Avg(6) 647 38.7 78.7 19.7 
B Boron Best 667 38.6 79.6 20.5 
  
Avg(9) 665 38.5 79.4 20.3 
C Boron Best 662 38.7 78.8 20.2 
  
Avg(6) 662 38.6 78.6 20.1 
 
The noted gap in In- and B-doped PERC cell performance is primarily due to 
lower Voc. Initial experiment on bulk lifetime, IQE (Figure 9.2) and LBIC (Figure 9.3) of 
three representative cells indicate that this is proportional to slightly lower effective bulk 
lifetime (eff) in the In-doped devices. In-doped wafers had effective bulk lifetime of 170 
µs, compared to 600 µs and 320 µs for Sets B and C. PC1D modeling (Table 9.4) showed 
an excellent match between the experimental and modeled I-V and IQE data at the 
measured lifetimes. Research is underway to identify the reason for and bridge this gap in 




Figure 9.2 IQE measurements of cells on In-doped Set A, B-doped Set B and Set C. 
 
 
Figure 9.3 LBIC images of the In-doped Set A (top left), B-doped Set B (bottom left) 




















In-doped Ingot A 
B-doped Ingot B 
B-doped Ingot C 
A/W
Ingot A
Ingot B Ingot C
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Table 9.4 PC1D modeling parameters of the 20.0% In-doped PERC cell (set A), 
20.4% B-doped PERC cell (set B), and 20.2% PERC cell (set C). 
 
Cell Parameters In-doped (set A) B-doped (set B) B-doped (set C) 
Wafer thickness (µm) 180 180 180 
Base Resistivity (Ω-cm) 3.1 1.5 2.7 
RSERIES (Ω-cm
2
) 0.5 0.5 0.5 
RSHUNT (Ω-cm
2
) 41667 41667 41667 
n2 2.1 2.1 2.1 
J02 (nA/cm
2
) 25 25 25 
Emitter sheet 
resistance(Ω/sq) 
95 95 95 





1.3E+20 1.3E+20 1.3E+20 
Texture angle (degrees) 54.74 54.74 54.74 
Texture depth (μm) 3.535 3.535 3.535 
Rear surface charge (cm
-2
) 2.2E+11 2.2E+11 2.2E+11 
tbulk (μs) 170 600 320 
BSRV (cm/s) 100 100 100 
FSRV (cm/s) ) 10000 10000 10000 
Rback (%) 95 95 95 
Grid shading (%) 6.5 6.5 6.5 
Modeled VOC (mV) 652 663 658 
Modeled JSC (mA/cm
2
) 38.7 38.9 38.9 
Modeled FF (%) 79.3 79.3 78.9 




9.3.4 LID Effect on In- and B-Doped PERC Cells 
 Table 9.5 shows the impact of LID on the PERC cells made on three types of 
substrates. It is interesting that virtually no LID was observed in the In-doped PERC 
cells. However, B-doped PERC cell (Set B) showed a drop in cell efficiency from 20.4% 
to 19.4%. This huge drop in efficiency is consistent with the high oxygen concentration 
(21 ppma) in this set. B-doped set C with 14 ppma oxygen showed a LID induced 
decrease in efficiency from 20.1% to 19.5%. As expected, the LID effect is greater in the 
B-doped PERC cells compared with the baseline full Al-BSF cells. It is important to note 
that in spite of slightly lower starting efficiency, the final stabilized efficiency of In-
doped PERC cells after LID was decisively above that of the B-doped PERC cells by 
about 0.4% absolute. 
 
Table 9.5 Cell efficiency before and after LID on In-doped set A and B-doped sets B 














A Indium Initial 651 38.8 78.7 19.9 
  
LID 650 38.8 78.4 19.8 
B Boron Initial 667 38.6 79.3 20.4 
  
LID 651 38.1 78.1 19.4 
C Boron Initial 662 38.6 78.5 20.1 
  
LID 652 38.5 77.4 19.5 
 
9.4 Summary 
This chapter demonstrates, for the first time, a 20% efficient large-area, screen-
printed, In-doped, monocrystalline cell with no appreciable light light-induced 
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degradation. Conventional full Al-BSF baseline cells gave nearly identical efficiencies of 
~19.1% for the In- and two B-doped sets. However, after ~0.7 sun, 72-hour illuminations, 
the In-doped cells showed negligible LID, resulting in highest stabilized efficiency. 
When building PERC structures, In-doped substrates gave a best efficiency of 20.0% 
compared with 20.3% and 20.5% for the two B-doped sets. However, after light 
exposure, a high oxygen (21 ppma) B-doped cell (set B) with efficiency of 20.4% showed 
~1% absolute efficiency loss due to LID and a 20.1% cell (set C) with 14 ppma oxygen 
dropped by ~0.6% due to LID. In contrast, an indium-doped cell showed only a loss of 
~0.1% due to LID. Thus, despite slightly lower starting efficiency, In-doped PERC cells 
showed much higher stabilized efficiency compared to their counterpart B-doped PERC 
cells. This shows the potential of In-doped cells for higher stabilized efficiency and 
energy production over a module’s service period.   
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CHAPTER 10 
GUIDELINES FOR FUTURE WORK 
 
This thesis developed a cost-effective, simple, and manufacturable process 
sequence to fabricate high-efficiency screen-printed PERC cells on industrial grade 239 
cm
2
 p-type Cz Si wafers using commercial ready technologies and equipment. This 
innovative low-cost process sequence features ion-implanted emitter, single high-
temperature anneal step, optimized dielectric surface passivation, AR coating, rear 
reflector, fine line screen-printed metallization on front, and optimized line contact 
geometries on the back side. The PERC cells fabricated with this process achieved 20.8% 
efficiency on commercial grad 239 cm
2
 Cz silicon wafers compared to 18.3% industrial 
type full Al-BSF cells at the start of this thesis. We also developed a roadmap to attain 
21% efficiency at the start of this research. Thus there is still 0.2% efficiency gap 
between the PERC cell achieved in this research and the roadmap efficiency target of 
21%. Therefore, this chapter suggests research directions that can further improve the cell 
design to attain higher efficiency. Figure 10.1 shows a new and practical technology 
roadmap for driving the efficiency of our PERC cells from 20.8% to 22% by three 
additional technology developments (1) use of selective emitter (150/85 Ω/sq) in 
conjunction with fine line double printing technology which can print ~40 µm lines, (2) 
use of low resistivity (1 Ω-cm) and high lifetime (~2 ms) silicon wafer, and (3) higher 
quality passivation layers (BSRV ~10 cm/s and FSRV ~2000 cm/s) on back and front 
sides. The first technology innovation will increase the efficiency from 20.85 to 21.1%, 
second will drive it to 21.3% and the third innovation can push the efficiency of PERC 
cell to 22% (Figure 10.1). 
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Figure 10.1 Technology roadmap to achieve 22% efficient PERC solar cells. 
 
10.1 Selective Emitter with Fine Line Double Printing Technology 
In the phase-I of this research, ion implantation was used successfully to form the 
selective emitter to achieve GEN-I screen-printed PERC cell efficiency of 20.2% 
(Chapter 7). Selective emitter improved cell efficiency by reducing emitter recombination 
and contact resistance simultaneously. In the phase-II of this research, we switched from 
the selective emitter (100/50 Ω/sq) to a high sheet resistance homogeneous emitter (~90 
Ω/sq) to simplify the process sequence and attain higher efficiency. We were successful 
in making good ohmic contacts to this high sheet resistance homogeneous emitter using 
the new DuPont PV17S Ag paste. These findings indicate an opportunity to develop a 
more lightly doped selective emitter with a 150/90 Ω/sq emitters to further reduce the 
FSRV and emitter bulk recombination Joe while maintaining good ohmic contact on 
~90Ω/sq selective region which could lead to ≥ 21%-efficient PERC cells. In addition to 
the selective emitter, double printing technology can lead to line width approaching 40 
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print to build the line height resulting in higher aspect ratio and reduced shading. In order 
to take full benefit of these two innovative technologies (lowly doped selective emitter 
and double print), we need to optimize the design of the front grid. Next section shows 
the results of a simple analytical model that was developed in this thesis to optimize the 
front grid for this purpose and calculate the efficiency enhancement. 
 
10.1.1 Development of an Analytical Model for Optimizing Front Grid Design for 
High Sheet Resistance Selective Emitter PERC Cell 
Simple analytical model for optimizing grid pattern was developed, which first 
calculates all the components of the series resistance based on the experimentally 
measured parameters of a reference cell. After that, components of Rs are calculated for 
different finger spacing/number of fingers using the analytical model to obtain the new Rs 
value for each spacing. Then this Rs is used to calculate the FF. Jsc and Voc values are 
calculated from metal fraction. Jsc is assumed to be a linear function of metal coverage 
(Equation (10.1)). Jo is calculated from the front and back metal coverage as well as Jo 
components from the field region (Equation (10.2)). Voc is then calculated from Jsc and Jo. 
Finally, cell efficiency is calculated from Jsc, Voc, and FF as a function of finger spacing. 
 
10.1.1.1 Determination of Components of Rs for Different Finger Spacing or 
Number of Fingers 
 We utilized the Meier’s methodology from reference [130, 131] to calculate 
components of Rs based on experimentally measured parameters from the cell. Figure 
10.2 shows a diagram for the cell with a three-busbar pattern used in this study. The full 
cell size is 156 mm×156 mm. The unit cell used for the analysis has length of 2.6 cm (a), 
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width of 1.04 cm (2nb), and finger spacing of 0.173 cm (2b). The current pick-up probes 
to contact busbar in our light IV tester are separated by 1 cm.  
 
 Figure 10.2 Diagram of an industrial cell with three-busbar H pattern. Orange 
color in the diagram represents the unit cell for the analysis.  
 
In this study, we analyzed a 20.6% PERC cell with ~70 µm wide Ag fingers in 
combination with ion implanted ~90 Ω/sq homogeneous emitter. The expressions used to 
calculate various Rs components are summarized in Table 10.1 while the measured 
parameters are summarized in Table 10.2.  
 
Table 10.1 Analytical expression of the series resistance components for a GEN-II 
PERC cell.  









Gridlines Rs(gridlines) = (2/3)(abngl)BBR 0.3677 
Emitter sheet Rs(sheet) = (1/3)b
2
Rsheet 0.2128 
Substrate Rs(substrate) = wtw 0.0360 
Front contact resistance Rs(front contact) = fc/ffm 0.0916 
Back contact resistance Rs(back contact) = bc/fbm 0.0640 
Total series resistance (from PFF and 
FF) 











Table 10.2 Experimentally measured parameters for a 20.6% PERC cell. 
Parameter Description Value Unit 
nbb number of bus bars 3   
a length of grid line per unit cell 2.6 cm 
2b grid line spacing  0.173 cm 
n grid lines per unit cell 6   
ngl total grid lines (vary) 89   
l total length of grid line 15.6 cm 
w the grid line width 0.007 cm 
2w' width of front busbar on cell 1.5 mm 
Rsheet emitter sheet resistance 90 Ω/sq 
Rsheet(metal) back metal sheet resistance 0.0264 Ω/sq 
 wafer resistivity 2 Ω-cm 
tw wafer thickness 0.018 cm 
BBR Bus bar to bus bar resistance 0.055 Ω 
Rbus Bus bar resistance 0.1798 Ω 
Jsc  Jsc measured by cell tester 0.0391 A/cm
2
 
Voc  Voc measured by cell tester 0.664 V 
FF FF measured by cell tester 0.792   
Rs series resistance measured by cell tester 0.71 Ω-cm
2
 
Rsh shunt resistance measured by  cell tester 544923 Ω-cm
2
 
n Ideality factor 1.08   
Efficiency efficiency measured by cell tester 20.6 % 
pseudo FF pseudo FF measured by Suns-Voc 0.83   
Job-pas Job associated with passivated back surface 80 fA/cm
2
 
Job-met Job associated with metalized back surface 450 fA/cm
2
 
Joe-pas Joe associated with passivated emitter surface 70 fA/cm
2
 
Joe-met Joe associated with metalized emitter surface 1296 fA/cm
2
 
fbm fraction of back metal coverage 8.0%   
ffm fraction of front metal coverage 6.9%   
 
The total series resistance, Rs(total), was determined from the pseudo fill factor 
(PFF) using a Suns-Voc measurement. The busbar resistance, Rs(busbar), is measured by 
four-point probe at the opposite ends of the busbar. The gridline resistance, Rs(gridline), 
is determined from the measurement of resistance between adjacent busbars, busbar-to-
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busbar resistance (BBR), which provides an average gridline resistance over the all ngl 
gridlines. The substrate resistance is measured by four-point probe. The front sheet 
resistance and front contact resistance are determined by TLM-like pattern, which was 
laser cut from the cell with 1 cm strip. Figure 10.3 shows the TLM-like measured data for 
a 20.6% PERC cell. The sheet resistance is determined by the slope of the regression line 
while the contact resistance is determined from the intercept. Once these Rs components 
are determined, the back contact resistance can then be inferred by subtracting the sum of 
the components from the total series resistance.  
 
 
Figure 10.3 Resistance data for determine sheet resistance and contact resistivity 
from TLM-like pattern for a 20.6% PERC cell.  
 
After the above parameters were determined for the reference cell, various 
components of Rs for different finger spacing/number of fingers were calculated using 
this analytical model. The calculated results are summarized in Table 10.3. 
  

















Gridline Separation (cm) 
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Table 10.3 Calculated Rs and its corresponding component for different finger 











Busbar Fingers Contact Emitter Substrate Total Rs 
2.58 60 0.012 0.547 0.136 0.499 0.036 1.23 
2.20 70 0.009 0.467 0.116 0.363 0.036 0.99 
1.93 80 0.007 0.409 0.102 0.279 0.036 0.83 
1.71 90 0.005 0.363 0.090 0.219 0.036 0.71 
1.54 100 0.004 0.327 0.081 0.178 0.036 0.63 
1.40 110 0.004 0.297 0.074 0.147 0.036 0.56 
1.28 120 0.003 0.272 0.068 0.123 0.036 0.50 
1.19 130 0.003 0.251 0.063 0.105 0.036 0.46 
1.10 140 0.002 0.233 0.058 0.091 0.036 0.42 
1.03 150 0.002 0.217 0.054 0.079 0.036 0.39 
 
10.1.1.2 Determination of Jsc, Voc, FF, and Efficiency as a Function of Finger 
Spacing 
After determining the components of Rs, next step was to assess the impact of 
finger spacing on Jsc, Voc and FF in order to calculate the cell efficiency. As the spacing 
increases, Jsc should increase because of reduced shading, Voc should increase because of 
reduced metal recombination, and FF should decrease because of increased series 
resistance. Therefore, we need to optimize the design of the grid to achieve maximum 
efficiency. In this study, we assumed Jsc increases linearly with the uncovered area and 
can be expressed as follows: 
                         (10.1) 
where Jsc0 is the short current density of the reference cell, ffm0 is fraction of front metal 
coverage of the reference cell, and ffm is front metal coverage of new screen printing 
technology. The total revere saturation current density Jo can be obtained by: 
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(10.2) 
where fbm is the fraction of the rear surface covered with metal, Job-met is the J0 component 
associated with the metalized rear surface (taken to be 450 fA/cm
2
 from [132]), Job-pass is 
the J0 component associated unmetallized rear surface (100 fA/cm
2
 from our 
measurements), Joe-metal is the J0 component associated with the metalized emitter surface 
(1296 fA/cm
2
 from [113]), Joe-pass is the J0 component associated unmetallized emitter 
surface (70 fA/cm
2
 form our measurements). The Voc can now be obtained from the 
calculated Jsc and Jo values: 
     
  
 
    
   
  
    (10.3) 
The FF is then calculated by the following equations: 
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  (10.7) 
Once Jsc, Voc, FF are calculated from the grid spacing, the cell efficiency can be obtained 
by: 
   
        
   
 (10.8) 
Using the above analytical model (equation (10.1) to (10.8)) and predetermined Rs values 
(Table 10.3), the cell efficiency for various grid designs can be determined. Table 10.4 
and Figure 10.4 summaries the result of these calculations and reveals the impact of 
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finger spacing on the cell efficiency. The predicted peak efficiency is 20.61% for 90 
gridlines agrees very well with reference cell efficiency of 20.6% with 70 µm wide 89 
gridlines. 
Table 10.4 Calculated Jsc, Voc, FF and efficiency for different finger spacing based 






















2.58 60 5.6% 278 39.6 665 0.770 20.28 
2.20 70 6.0% 284 39.4 664 0.782 20.48 
1.93 80 6.5% 290 39.3 664 0.789 20.57 
1.71 90 6.9% 297 39.1 663 0.795 20.61 
1.54 100 7.4% 303 38.9 662 0.800 20.60 
1.40 110 7.8% 310 38.7 662 0.803 20.58 
1.28 120 8.3% 316 38.5 661 0.806 20.53 
1.19 130 8.7% 323 38.4 661 0.808 20.47 
1.10 140 9.2% 329 38.2 660 0.809 20.40 
1.03 150 9.6% 336 38.0 659 0.811 20.32 
 
 
Figure 10.4 Calculated efficiency as a function of number of 70 µm wide fingers for 
the reference PERC cell (Voc = 664mV, Jsc = 39.1 mA/cm
2
, FF = 79.2%, η = 20.6% 




















Number of fingers 
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10.1.1.3 Modeling the Efficiency Enhancement from Lightly Doped Selective 
Emitter and Fine Line Double Printing Technology 
The analytical model developed in the previous section was used to assess the 
efficiency enhancement from 150/90 Ω/sq selective emitter and 40 µm lines. Figure 10.5 
shows the calculated efficiency as a function of number of fingers and finger width. The 
double printed Ag grid height was assumed to be ~40 µm (twice that of the 20.6% 
reference cell). Figure 10.5 shows that there is a different optimum number of fingers for 
each line width. In addition, the peak efficiency increases with the decreases in the line 
width and reaches 21.1% for 40 µm line width with 130 gridlines. This is a good topic for 
future work to attain ~0.3% absolute efficiency gain.  
 
Figure 10.5 Efficiency as a function of finger width and number of fingers for a 




10.2 Lower Resistivity and Higher Lifetime Substrates for High Efficiency PERC 
Si Solar Cells 
After matching the 20.8% efficiency by PC1D modeling (Table 8.8), we extended 
the model calculations to find what other material and device performance can be 
optimized for efficiency gain. Figure 10.6 shows that 0.2-0.3 % efficiency enhancement 
can be achieved over our 20.8% PERC cell by reducing the base resistivity from 1.5 Ω-
cm to ~1 Ω-cm in combination with 2 ms bulk lifetime (Figure 10.7). There are two 
challenges in this approach. First, it is difficult to achieve 2 ms bulk lifetime in Cz 
material and secondly lower resistivity will lead to higher LID [124], unless In-doped or 
low oxygen wafers are used.  
 
Figure 10.6 PERC cell efficiency as a function bulk doping concentration for bulk 
lifetime of 500 µs. 
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Figure 10.7 PERC cell efficiency as a function of bulk lifetime in 1 Ω-cm Si 
substrate. 
 
10.3 Higher Quality Dielectric Passivation for Higher Efficiency PERC Cells 
The third enhancement in efficiency over our 20.8% PERC cells can be realized 
by further reducing the FSRV and BSRV with higher quality surface passivation layers. 
PC1D modeling in Figure 10.8 and Figure 10.9 show that reduced FSRV and BSRV can 
provide 0.1-0.4% efficiency enhancement over our 20.8% cell. Very low SRV of 13 cm/s 
on p-type Si with 20 nm thick ALD Al2O3 and a SRV of 2 cm/s on n-type Si with 26 nm 
thick Al2O3 have been reported recently [69]. This excellent passivation is attributed to 






) in Al2O3 in 
combination with a low density of interface states (Dit). 
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Figure 10.8 Efficiency as a function of FSRV on the PERC cell (BSRV = 100 cm/s). 
 
 
Figure 10.9 Efficiency as a function of BSRV (FSRV = 10,000cm/s). 
 
The above recommendations for future research are supported by PC1D modeling 
in Table 10.5. It shows the modeling of 20.8% PERC cell fabricated in this research 
along with target efficiencies with future technology developments. This table also lists 
PC1D modeling parameters of a record high 24.5% 4 cm
2


















The modeling results show that the integration of above technology enhancements could 
result in 22% efficient screen printed PERC cells on commercial grade Cz Si wafers. Use 
of lightly doped selective emitter and fine line double printing can raise the efficiency to 
21.1% and use of lower resistivity high lifetime wafers with improved front and back 
dielectric passivation can drive efficiency to 22%. Device modeling in Table 10.5 shows 
that the major difference between the 22% PERC cell at this stage and the laboratory 
PERL cell is the primarily photolithography contacts used in the 24.5% laboratory cell 
which led to significantly reduced shading loss (1%) and FSRV (1000 cm/s) and 
excellent contacts with 83% FF on 200 Ω/sq emitter. These cannot be achieved with 
current screen printing technology. 
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Table 10.5 PC1D modeling parameters for the 20.8% PERC and 24.5% PERL cells 










Wafer thickness (µm) 180 180 180 370 (+0.1%) 
Base Resistivity (Ω-cm) 2.0 2.0 1.0 1.0 
RSERIES (Ω-cm2) 0.6 0.6 0.6 0.3 (+0.4%) 
RSHUNT (Ω-cm
2
) 41667 41667 41667 41667 
N2 2.2 2.2 2.2 NA(+0.4%) 
J02 (nA/cm
2
) 20 20 20 NA 
Emitter sheet resistance(Ω/sq) 90 150 150 200 
Junction Depth (µm) 0.35 0.30 0.30 1.0 
Surface concentration (cm
-3
) 2.0E+20 7.4E+19 7.4E+19 5.7E+18 
Texture angle (degrees) 54.74 54.74 54.74 54.74 
Texture depth (µm) 3.535 3.535 3.535 3.535 
Rear surface charge (cm
-2
) 2.2E+11 2.2E+11 2.2E+11 2.2E+11 
tbulk (µs) 500 500 2000 2000 
BSRV (cm/s) 100 100 10 15 
FSRV (cm/s) 10000 8000 2000 1000 (+0.5%) 
Rback (%) 96 96 96 98 (+0.1%) 
Grid shading (%) 6.3 5.5 5.5 1.0 (+1.0%) 
Modeled VOC (mV) 665 672 692 704 
Modeled JSC (mA/cm
2
) 39.2 39.4 39.6 41.9 
Modeled FF (%) 79.8 79.8 80.3 83.0 
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